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Abstract
Photonics Integrated Circuits allow optical functionalities and interconnects
with small footprint, large band -width and -density, low heat generation.
The silicon photonics platform (SOI) offers excellent waveguiding proper-
ties, large-area wafers and a highly developed CMOS infrastructure ma-
tured with electronics. Nevertheless, the key function of light amplification
is missing due to the indirect band-gap of silicon. The light has to be pro-
vided to the SOI from a separate direct band-gap III-V material. InP based
devices work in the infrared optical window of the electromagnetic spec-
trum and can be heterogeneously integrated to the SOI.
This research deals with the development of the first stand-alone InP
Fabry-Perot lasers heterogeneously integrated to SOI by Micro Transfer Print-
ing (µTP). The lasers are pre-fabricated and tested before transfer and are
optimized to reach excellent optical, electrical and thermal performance.
Lasers printed on Si substrates emit over 20 mW optical power, have thresh-
old current of 16 mA and series resistance of 6 Ω; the thermal impedance
of 38 K/W is half of that for the same laser printed directly on the SOI.
The transfer printable InP ridge lasers have been designed as rectangular
coupons with both contacts at the top and etched facets at the sidewalls.
Two main release technologies based on the FeCl3:H2O (1:2) solution and
a InGaAs or a InAlAs sacrificial layer were developed for releasing the de-
vices from the original InP substrate with selectivity to InP greater than 4000
at 1 ◦C. The working principle of a polymer anchor system which restrains
the devices to the substrate during the undercut were determined. The de-
vices were printed on different silicon photonic substrates with excellent
adhesion, with and without adhesive layers. A process for creating recesses
into the SOI was developed to allow edge coupling the laser waveguide to
the SOI or a polymer waveguide. High alignment accuracy along the three
spatial directions can be achieved with alignment markers, reference walls
and the interposition of a metal layer beneath the devices.
This work shows a possible path for the achievement of a laser source
for silicon photonics and it has been the basis for the integration of others






• 3σ: Three sigma, 99.7 %.
• 5G: Fifth generation cellular broadband network technology.
• µTP: Micro transfer printing.
• AFM: Atomic force microscope.
• AlN: Aluminium Nitride compound (ceramic).
• ART: Aspect ratio trapping.
• ASIC: Application specific integrated circuit.
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• BOE: Buffered oxide etch.
• BOX: Buried oxide.
• CMOS: Complementary metal oxide semiconductor.
• CPB: Copper pillar bump.
• CW: Continuous wave.
• DBR: Distributed bragg reflector.
• DFB: Distributed feedback reflector.
• DI: De-ionized water.
• DWDM: Dense wavelength-division multiplexer.
• DUV: deep ultraviolet.
• EAM: Electro-absorption modulator.
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The internet of the future has the purpose of making the world more energy
efficient through the interconnection and management of systems and ob-
jects of the real world. This is the so called internet of things (IoT). In order
to enable such a system, an infrastructure able to exchange continuously the
enormous amount of data produced by the IoT has to be set in place. The
internet is organized in a way that the data centres work as hubs for the data
traffic management and storage. In turn, the performance of the data centres
have to be improved in the first instance to enable faster and more energy
efficient datacom. Use of photonics inside servers could be the solution for
a real paradigm shift in the field of datacom and telecommunication.
This chapter introduces the reader to the motivations behind this thesis
work. The data centre architecture and its main requirements are briefly
discussed. Photonic integrated circuits (PICs) for datacom are discussed
with particular reference to the silicon photonics platform. The lack of a
light source in silicon photonics and the demand for integration of a III-V
laser able to operate in the O- and C-optical bands of the electromagnetic
spectrum are introduced. The chapter ends with an outline of the thesis to
provide the reader indications on the structure of this work.
1.1 Data centres and the internet of the future
The advent of the Internet of Things (IoT) and the 5G telecommunication
format requires an advanced internet infrastructure able to handle Zetta-
bytes of data transmission. As reported in one of the last white papers from
Cisco [1] the data traffic on the internet is expected to grow up to ∼280·1018
B/month by 2021 [Fig. 1.1], corresponding to an average ∼8·102 Tbps rate.
Nowadays optical interconnects are widely deployed in the internet and
in data centres down to the ultra-short-reach <10 m interconnects between
server racks. The architecture of a data centre with the interconnections
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types is reported in Fig. 1.2. The data centre is a hub of the internet where
many optical links converge in order to access the data stored in servers.
The external links access the core of the data centre from which an intricate
amount of optical and copper interconnects, networking switches, routers
and firewalls allow the access to particular servers and storage subsystems
where the information required is stored. The long span inter-building in-
terconnects (500 m to 10 km long links) are usually single mode fibers that
allow parallel signal transmission formats as PSM4 and wavelength divi-
sion multiplexing as WDM4. These interconnects can be operated at 40 to
100 Gbps and beyond (up to 400 Gbps). Optical inter-rack interconnects up
to 200 m long are usually multi-mode optical fibers or active optical cables
operated by vertical cavity surface emitting lasers (VCSELs) in SR4 format
at 40 to 100 Gbps. Intra-rack interconnects up to 5 m long are direct attach
cables made by copper that are still cheaper than optical interconnects and
can operate up to 10 Gbps and beyond (moving to 25 Gbps). Use of optical
interconnects for intra-rack communication would not introduce a great ad-
vantage in data rate transmission as the communication inside the servers
is based on electronics [2]. The next step in enabling higher speed data
flow consists in integrating photonics inside the servers for inter- and intra-
chip interconnects [3], [4]. Photonics will allow one order of magnitude
higher bandwidth of >100 Gbps, spatial density of about Tb/s/mm2 and
reduced 10-100 fJ/bit energy-efficiency compared to the actual electronic
servers operating at <10 Gbps, Gb/s/mm2, 1-10 pJ/bit while drastically re-
ducing cross-talk, heating and then power-cooling issues [5], [6].
Figure 1.1: Cisco VNI forecasts 278 EB per month of IP traffic by 2021 [1].
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Figure 1.2: Data centre architecture and data rate allowed by the different inter-
connects [2].
1.2 Photonic integrated circuits for telecom and
datacom
A photonic integrated circuit (PIC) is a platform that combines optical de-
vices by connecting them through optical waveguides. Suitable platforms
for PICs operating in the telecommunication wavelength range are InP and
GaAs which offer integrated monolithic light sources, detectors and modu-
lators; Another important candidate is silicon photonics, which can include
SiGe and III-V hybrid integrated active elements; Dielectrics such as SiO2
and Si3N4 offer low loss waveguides and passive elements over a wide
wavelength range. PICs are a valuable way to achieve small optical in-
terconnects and functionalities inside servers; PICs have reduced footprint,
can be arranged in 3D stacks and can be easily interfaced with the driving
or receiving electronics; most importantly PICs provide more bandwidth,
low latency and low mutual interference between waveguides while keep-
ing heat generation at minimum. This results in lower power consumption
and cooling costs in data centers. High reliability is another aspect bene-
fited by photonic integration [7]. Research in photonic integrated circuits
will open new directions for novel optical functions.
PICs for telecom and datacom are modules which transmit or receive sig-
nals, the optical transmitters and receivers or a combination of the two, the
so called transceivers. These modules are made by combining lasers, modu-
lators, photodiodes and passive optical waveguides to the driving receiving
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electronics. The laser allows generation of monochromatic light that can be
modulated to transmit the information in a digital fashion. The higher the
speed of signal transmission the more data that can be exchanged between
two or more elements of a circuit per unit time. A laser can be modulated di-
rectly, or it can be powered in continuous wave while a modulator arranged
in series with it modulates the light intensity or the phase. Photodiodes
convert the light signals into current signals and are the core element of re-
ceivers.
The first 10×10 Gb/s wavelength division multiplexing (WDM) transcei
ver was demonstrated in 2004 and since then most of the high-end PICs
have been demonstrated on expensive III–V substrates [8], [9]. On the other
hand silicon photonics transceivers have been demonstrated up to 25 Gbps
[10], [11], and are gaining consent thanks to the reduced cost and the pos-
sibility to be fabricated with complementary metal oxide semiconductor
(CMOS) technology [12]. The transceivers can be exploited at their best
working on the wavelength, the modulation format (by acting on the phase
or the amplitude) and by using WDM modulation format which allows
multiple bidirectional communications over different waveguides and then
parallel multiplication of datacom capacity.
PICs can be created with two main approaches, monolithically, as in the
case of InP photonics, and heterogeneously as for Si photonics. The mono-
lithic approach offers integrated, compact, efficient devices. InP active de-
vices like lasers and modulators performs better than silicon-based tech-
nologies due to lack of misalignments to the waveguides defined on the
same platform. However, passive waveguiding regions of the III-V wafer
account for a large waste of the expensive material. The heterogeneous
approach offered by Si photonics is more scalable not only because of the
larger wafers but also due to the possibility of outsourcing the production
of single photonic functions and the integration to different specialized com-
panies. A similar assembly approach has been applied profitably in other
large scale production areas as electronics and automotive. Market anal-
ysis and forecast show quick growth of the market and high investments
in photonics and in particular in silicon photonics [Fig. 1.3] indicating the
trend of industry in moving towards the SOI platform and so towards the
heterogeneous integration approach.
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Figure 1.3: The Si photonics transceiver market is growing faster than the total
optical transceiver market and is expected to reach more than 3500 M$ by 2025 [2].
1.2.1 Packaging of PICs
Packaging of PICs is perhaps the main challenge in creating optical transceivers,
it requires tight micron alignment of the different optical and electronics el-
ements, accurate temperature control and high spatial density integration
of the different components. Telecom and datacom PICs are made by high
bandwidth photonic devices connected by optical channels that can operate
up to 25 Gbps and be multiplexed. Consequently, driving of the PIC compo-
nents requires 25 Gbps electrical channels with low reflections and artifacts.
Matching of photonics with electronics can be achieved with different lay-
outs depending mainly on the final system. In some cases the PICs can be
integrated with different layouts to an electronic integrated circuit (EIC),
alternatively the PIC and the electrical integrated circuits (IC) can be inte-
grated on a common EIC [10], [13], [14], [15]. In some cases, due to the large
dimension of PICs it is convenient to integrate ICs along the PIC to drive the
optical components [15]. The system is then connected to the electronics.
The electrical connection between a standard electronic printed circuit
board (PCB) and the PIC can be achieved in different ways as there is not a
standard layout for it. 50 Ω transmission lines able to deliver electrical sig-
nal to the photonic components connect a PCB to a PIC. A pitch-reducing
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multi-level ceramic interposer matches the pitch of the PCB electrical chan-
nels to that of the PIC which can be a factor of three smaller [15]. The Inter-
poser is connected to the PCB by∼20 µm diameter and 100–500 µm long Au
wire-bonds and to the PIC by bond pads [15]. The high-speed signals sent
to the PIC must be then routed from the bond-pads to and from the relevant
components on the PIC, tipically with a co-planar geometry. In small op-
tical system such as transceivers, the vertical integration of a driver on the
PIC is usually preferred over wire-bonds and interposers as it improves the
high-speed electronic interface to the PIC with shorter and straight highly
dense electrical connections that allow accurate sub-ns switching of multi-
ple channels [15]. The vertical integration of an IC on a PIC can be achieved
using ∼10 µm short solder-ball-bump (SBB) or copper-pillar-bump (CPB)
interconnects, which provide an electrical, mechanical, and thermal inter-
face between the two chips and minimize parasitic induction effects [16],
[17], [18], [19], [20], [15]. A <±1 µm accuracy alignment of the IC to the PIC
can be achieved with a flip-chip system.
The light signals to and from the optical transceivers are coupled to op-
tical fibers mainly through a grating or a mode size converter (MSC) in a
edge-coupling configuration (see next chapter for more details about differ-
ent types of light coupling) [15].
1.3 Silicon photonics integrated circuits
Silicon photonics is a large-area scalable platform offering up to 300 mm
diameter wafers [21], this allows the integration of thousands of photonic
components in waveguides above a buried silicon dioxide (BOX) cladding
layer (Silicon on Insulator waveguides or SOI) [Fig. 1.4]. Silicon wafer are
fabricated with the highest crystal lattice quality and are transparent in the
wavelength range 1.1 µm to 8 µm allowing for light waveguiding in a broad
range of wavelengths. This is of particular interest for the telecom wave-
lengths in the range 1.3 µm - 1.6 µm. Moreover, the SOI platform offers
high index contrast between the Si waveguiding layer and the buried ox-
ide allowing for high light confinement in tiny single mode waveguides
of 220 nm × 450 nm cross section, with sharp bends of <5 µm bending
radius that help reducing the foot print of the PIC. Silicon photonics in-
tegrated circuits (SOI-PICs) are able to provide multiple optical functions
on wafer such as ring and Mach-Zehnder modulators normal and in-plane
couplers, multi channel dense wavelength-division multiplexers (DWDM)
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and demultiplexers. Ge hetero-structures as electro-absorption modulators
(Ge-EAM) and photo-detectors (Ge-PD) can be monolithically integrated in
particular spots of the SOI wafer. Optically pumped Raman lasers have
been demonstrated too [22].
Figure 1.4: Schematic cross section of a standard SOI wafer. The light propagates
in the 220 nm thick Si waveguiding layer, the top SiO2 cladding layer is optional.
Silicon photonics, which is addressing many different opportunities and
particularly optical interconnections for data centers, is an excellent plat-
form for scaling photonics due to its similarity with the principles of the
semiconductor electronics industry [23], [24], [25], [26], [12]. Silicon photon-
ics exploits the fabrication experience, technology, and scalability already
developed for complementary metal-oxide semiconductor (CMOS) electron-
ics [4], [13], for the development of low-cost high-volume PICs with inte-
grated electronics [3]. The functionalities of silicon photonics are revolution-
izing the fields of telecommunication, datacom, high performance comput-
ing, medical devices, sensing automotive and military [27] [28], [23], [29],
[Fig. 1.5]. Moreover SOI-PICs are applied in the creation of miniaturized
spectrometers, bio-sensors, gas-sensors, lidar, optical coherence tomogra-
phy etc. [15].
Contrary to III-V materials, Si is a naturally abundant material, it has
high thermal conductivity of σ(Si) = 1.3 W·cm−1◦C−1. Silicon photonics has
the lowest cost per unit area with a 300 mm SOI wafer cheaper than a stan-
dard 50 mm diameter InP substrate. On the other hand the design and the
development of new processes for silicon photonics accounts for most of
the chip production costs, so the price per chip drops only when large scale
fabrication can be achieved and only after that the processes have been opti-
mized. Nevertheless, the key function of amplification (and lasing) is miss-
ing due to the indirect band-gap of silicon which makes it unlikely for elec-
trons and holes to recombine radiatively when excited. Optical amplifiers in
photonics are analogous of transistors in electronics, they are vital for creat-
ing lasers, switchers, for broadcast, wavelength conversion etc. Monolithic
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Figure 1.5: Silicon photonics applications production. [2].
integration of optical amplifiers on Si still requires more development (see
section 2.2.2), Ge can be heavily doped and strained to achieve a pseudo di-
rect band-gap but the radiative recombination rate still remains low for cre-
ating an efficient laser light source. Another possibility is to hybrid integrate
a III-V component onto silicon for light amplification. This strategy has been
proven to be the most effective (see chapter 2), but usually comes with light
coupling issues between the III-V element and the SOI waveguides which
need to be carefully evaluated as they can have important consequences for
optical power budgets and energy efficiency of the whole PIC.
1.4 III-V materials and silicon photonics
III-V compound semiconductors are alloys containing elements from groups
III and V in the periodic table. III-V typically are zincblende crystal struc-
tures with superior electron mobilities and direct band-gap which makes
them suitable for efficient light amplification by stimulated emission. Changes
in the alloy influences the lattice constant and the characteristic band-gap of
the material, thus the wavelength of emission [Fig. 1.6]. These alloys can be
lattice matched with ternary or quaternary compound semiconductors (al-
loys of three, four elements of III-V). This allows the realization of epitaxial
structures whose wavelength of emission can be finely tuned. For example
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the AlGaInAs active region of an InP telecom laser can be designed to emit
at ∼1550 nm wavelength.
Figure 1.6: Energy gap versus lattice distance and corresponding emission wave-
lengths of the alloy. [30].
Driven by increasing global IP traffic, there are growing opportunities
for III-V based semiconductor photonics components to be used in a di-
verse range of applications. These components need to be provided at low
cost and should ideally scale in similar manner to silicon electronics. Never-
theless, due to the specific nature of individual III-V photonic components
(lasers, modulators, detectors), it is highly challenging to monolithically in-
tegrate all these functions on a single substrate without compromising the
performance of the individual devices [8] [31]. Thus, in general, a heteroge-
neous integration approach can be an effective way to combine optimized
components for different PICs [32]. This would lead to the photonics com-
ponents not being stand-alone but being co-integrated with different elec-
tronic and wave-guiding platforms.
Due to the lack of optical gain in silicon, an amplifier component needs
to be integrated with silicon photonics in order to provide a gain medium
and enable the most functional PICs. The laser light for the silicon photon-
ics has to be provided from a separate direct band-gap III-V material. InP
or GaAs based devices can be heterogeneously integrated depending on the
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wavelength range it is desired to work at. GaAs based laser are used to op-
erate in the optical band centered at 875 nm. As Si absorbs in the visible and
near infrared (for wavelength λ<1200 nm), InP substrate based laser sources
provide the most mature laser structures for data transmission in the optical
C-band or in the O-band of the optical spectrum centered at 1550 nm and
1310 nm respectively. This wavelength range also offers easier interfacing
of the PIC to the operational wavelength range of silica optical fibers. The
heterogeneous integration of an InP-based devices to SOI has been demon-
strated by using different integration techniques such as wafer bonding and
micro transfer printing [33] [34] [35] [36] [37] (see section 2.2 for a more de-
tailed discussion about these technologies).
III-V laser sources for telecom SOI-PICs are made by an InP section that
amplifies the light and two mirrors that create a resonating cavity for the
light generated. The light emitted by the device has to be single spatial
mode in order to efficiently couple to a standard single mode SOI waveg-
uide. Single mode emission is achieved by laterally confining the light with
a micron scale wide ridge on top of the active region. These devices are re-
alized as p-i-n junctions with the intrinsic region grown epitaxially as a few
hundred nm thick multi quantum well structure. Ohmic electrical contacts
have to be defined to the p side (over the ridge) and to the n layer in order
to inject the electric current that activates the diode.
A crucial issue in the heterogeneous integration of InP active elements to
SOI platforms is the thermal sinking of the heat produced by the device in
operation [38], [39]. The heat generated by an integrated laser will increase
the temperature of the active region shifting its wavelength and reducing
its efficiency. The heat will also affect the platform on which the device op-
erates through, for example, the resultant temperature distribution chang-
ing the properties of many devices (e.g. ring resonators, phase modulators)
through the temperature dependence of the refractive index of silicon. In
fact, while silicon is an excellent thermal conductor, the buried oxide in the
SOI has poor thermal conductivity of σSiO(2) ∼1.4 Wm−1K−1. Since this
represents an issue for the operation of the active devices on the SOI, the
integration of III-V lasers requires careful attention of the system geome-
try and the materials involved to manage the heat produced [38], [40], [41],
[42]. In the die bonding approach the heat should be dissipated through the
buried oxide layer, so thermal shunts, metallic vias and trenches have been
applied to sink the heat from the device to the Si substrate along preferen-
tial paths [42] [43], [34]. This approach involves a high level of complexity in
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fabrication, especially after the integration of the III-V to the SOI. Another
possibility consists in bonding the III-V laser die upside down on a metal
sub-mount in contact with the Si substrate while achieving light coupling to
the SOI waveguide by gratings [44], [45]. A different approach is to sink the
heat to the substrate by µTP of the devices inside a recess on the SOI directly
on the silicon substrate and then edge coupling the light to a waveguide [46]
[47], [48].
1.5 Thesis structure
This work finds its main motivation in the development of a light source
for silicon photonics; the structure of this work is summarized in 5 chapters
which will guide the reader in a chronological description of the integration
process of an InP transfer printable ridge laser with dry-etched facets to Si
photonics by micro transfer printing.
• Chapter 1: As described at the beginning of this chapter, the first part
focuses on the motivations behind this research. The data centre of the
future requires photonic integrated circuits (PICs) for high speed intra-
servers datacom. Si photonics results the best candidate for telecom
PICs, but requires a III-V laser source able to operate in the infrared
region 1300-1600 nm of the electromagnetic spectrum.
• Chapter 2: This section of the thesis reports the state of the art in
the heterogeneous integration of III-V lasers to silicon photonics. The
main strategies for light coupling between waveguides are discussed
as they determine the final geometry of the integrated laser. The prin-
cipal approaches used for light sourcing silicon photonics are reported
with particular focus on the heterogeneous integration approach. The
wafer bonding technology used for the integration of III-V to silicon
photonics and the new emerging approach of micro transfer printing
are reviewed here. The strategy chosen in this work for integrating an
InP laser to silicon photonics is described in the final section.
• Chapter 3: The laser epitaxial structures used for transfer printable
InP devices are discussed in this chapter. The design and the techno-
logical issues related to the fabrication of the device and its elements
(facets, contacts, coupon shape) are described. The wet-etching release
technology developed for the two main release structures used, In-
GaAs/InP and InAlAs/InP are described. The printing of the devices
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with and without adhesives, the anchors removal and the adhesion
enhancement methods are described too. Finally the recesses forma-
tion for laser integration and edge coupling to the SOI are described.
• Chapter 4: In this chapter are presented the electro-optical and the
thermal characterization of the InP ridge lasers developed, before and
after transfer printing to silicon photonics and other substrates. At
the end of the chapter the effects of transfer printing on the device
performance are discussed.
• Chapter 5: This chapter reports the simulations of the light edge-
coupling of InP lasers to polymer and to SOI waveguides. The de-
sign and the sizing of the integrated system was determined by max-
imizing the light coupling efficiency. The demonstration of the first
O-band laser heterogeneously integrated by µTP to recesses in the SOI
and edge coupled to a multi-mode polymer waveguide is discussed
together with the characterization steps performed.
• Conclusions: This section of the thesis summarizes the main results of
this work focusing on the technological impact of this research. Future
development and possible application of this technology are discussed
at the end.
• Appendixes: Appendix A reports the main epitaxial structures used
in this work for transfer printable InP lasers; Appendix B and C report
the detailed fabrication processes for achieving a transfer printable
InP Fabry-Perot laser coupon with and without encapsulation ledge.
The ledge-less laser coupon is suitable for complete match of the emit-
ting facet of the laser to a MSC on the SOI. Appendix D describes the
fabrication process of recesses in the SOI, suitable for printing a laser
coupon matched to the SOI.
17
Bibliography
[1] Cisco. The zettabyte era: trends and analysis. Updated (07/06/2017). 2017.
[2] Yole Developpement. Silicon Photonics 2018: Yes, we’ve reached Si pho-
tonics’ tipping point! 2018. URL: https : / / www . i - micronews . com /
report/product/silicon-photonics-2018.html (visited on 11/21/2018).
[3] Roger Dangel et al. “Polymer waveguides for electro-optical integra-
tion in data centers and high-performance computers”. In: Optics ex-
press 23.4 (2015), pp. 4736–4750.
[4] Günther Roelkens et al. “III-V/silicon photonics for on-chip and intra-
chip optical interconnects”. In: Laser & Photonics Reviews 4.6 (2010),
pp. 751–779.
[5] David A B Miller. “Physical reasons for optical interconnection”. In:
Intel J. Optoelectronics 11 (1997), pp. 155–168.
[6] Sébastien Rumley et al. “Optical interconnects for extreme scale com-
puting systems”. In: Parallel Computing 64 (2017), pp. 65–80.
[7] Sai Chu et al. “Advanced photonic integration and high-index-contrast
circuit”. In: Proc. Optoelectron. Commun. Conf.(OECC). 2009, pp. 1–2.
[8] Hyundai Park et al. “Device and integration technology for silicon
photonic transmitters”. In: IEEE Journal of Selected Topics in Quantum
Electronics 17.3 (2011), pp. 671–688.
[9] Radhakrishnan Nagarajan et al. “Large-scale photonic integrated cir-
cuits”. In: IEEE Journal of Selected Topics in Quantum Electronics 11.1
(2005), pp. 50–65.
[10] Akinori Hayakawa et al. “Silicon Photonics Optical Transceiver for
High-speed, High-density and Low-power LSI Interconnect”. In: FU-
JITSU Sci. Tech. J 52.1 (2016), pp. 19–26.
[11] Xuezhe Zheng and Ashok V Krishnamoorthy. “Si photonics technol-
ogy for future optical interconnection”. In: Communications and Pho-
tonics Conference and Exhibition, 2011. ACP. Asia. IEEE. 2011, pp. 1–11.
18 Bibliography
[12] Christopher Richard Doerr. “Silicon photonic integration in telecom-
munications”. In: Frontiers in Physics 3 (2015), p. 37.
[13] Lockwood Tsybeskov, David J Lockwood, and Masakazu Ichikawa.
“Silicon photonics: CMOS going optical [scanning the issue]”. In: Pro-
ceedings of the IEEE 97.7 (2009), pp. 1161–1165.
[14] Cyriel Minkenberg et al. “Reimagining datacenter topologies with in-
tegrated silicon photonics”. In: Journal of Optical Communications and
Networking 10.7 (2018), B126–B139.
[15] Lee Carroll et al. “Photonic packaging: transforming silicon photonic
integrated circuits into photonic devices”. In: Applied Sciences 6.12 (2016),
p. 426.
[16] Kerstin Worhoff et al. “Flip-chip assembly for photonic circuits”. In:
Micro-Optics: Fabrication, Packaging, and Integration. Vol. 5454. Interna-
tional Society for Optics and Photonics. 2004, pp. 9–20.
[17] XR Zhang et al. “Copper pillar bump structure optimization for flip
chip packaging with Cu/Low-K stack”. In: 2010 11th International Ther-
mal, Mechanical & Multi-Physics Simulation, and Experiments in Micro-
electronics and Microsystems (EuroSimE). IEEE. 2010, pp. 1–7.
[18] KM Chen and TS Lin. “Copper pillar bump design optimization for
lead free flip-chip packaging”. In: Journal of Materials Science: Materials
in Electronics 21.3 (2010), pp. 278–284.
[19] Philip Garrou, Christopher Bower, and Peter Ramm. Handbook of 3D
Integration, Volume 1: Technology and Applications of 3D Integrated Cir-
cuits. John Wiley & Sons, 2011.
[20] JM Fedeli et al. “Development of silicon photonics devices using mi-
croelectronic tools for the integration on top of a CMOS wafer”. In:
Advances in Optical Technologies 2008 (2008).
[21] Shankar Kumar Selvaraja et al. “Highly uniform and low-loss passive
silicon photonics devices using a 300mm CMOS platform”. In: Opti-
cal Fiber Communication Conference. Optical Society of America. 2014,
Th2A–33.
[22] Haisheng Rong et al. “A continuous-wave Raman silicon laser”. In:
Nature 433.7027 (2005), p. 725.
[23] Richard Soref. “The past, present, and future of silicon photonics”. In:
IEEE Journal of selected topics in quantum electronics 12.6 (2006), pp. 1678–
1687.
Bibliography 19
[24] Michael Hochberg and Tom Baehr-Jones. “Towards fabless silicon pho-
tonics”. In: Nature Photonics 4.8 (2010), p. 492.
[25] Solomon Assefa et al. “CMOS-integrated optical receivers for on-chip
interconnects”. In: IEEE Journal of Selected Topics in Quantum Electronics
16.5 (2010), pp. 1376–1385.
[26] Guoliang Li et al. “Ultralow-loss, high-density SOI optical waveguide
routing for macrochip interconnects”. In: Optics express 20.11 (2012),
pp. 12035–12039.
[27] Chen Sun et al. “Single-chip microprocessor that communicates di-
rectly using light”. In: Nature 528.7583 (2015), p. 534.
[28] Matthew Streshinsky et al. “The road to affordable, large-scale silicon
photonics”. In: Optics and Photonics News 24.9 (2013), pp. 32–39.
[29] Yasuhiko Arakawa et al. “Silicon photonics for next generation system
integration platform”. In: IEEE Communications Magazine 51.3 (2013),
pp. 72–77.
[30] Prof. Dr. Helmut Foll. III-V Semiconductors and Optoelectronics. 2018.
URL: https://www.tf.uni-kiel.de/matwis/amat/semitech_en/
kap_2/backbone/r2_3_1.html (visited on 11/21/2018).
[31] Po Dong et al. “Silicon photonic devices and integrated circuits”. In:
Nanophotonics 3.4-5 (2014), pp. 215–228.
[32] Guang-Hua Duan et al. “New advances on heterogeneous integra-
tion of III–V on silicon”. In: Journal of Lightwave Technology 33.5 (2015),
pp. 976–983.
[33] Marco Lamponi et al. “Heterogeneously integrated InP/SOI laser us-
ing double tapered single-mode waveguides through adhesive die to
wafer bonding”. In: Group IV Photonics (GFP), 2010 7th IEEE Interna-
tional Conference on. IEEE. 2010, pp. 22–24.
[34] Günther Roelkens et al. “III-V/Si photonics by die-to-wafer bonding”.
In: Materials Today 10.7-8 (2007), pp. 36–43.
[35] Gunther Roelkens et al. “III-V-on-silicon photonic devices for optical
communication and sensing”. In: Photonics. Vol. 2. 3. Multidisciplinary
Digital Publishing Institute. 2015, pp. 969–1004.
[36] Ruggero Loi et al. “Transfer printing of AlGaInAs/InP etched facet
lasers to Si substrates”. In: IEEE Photonics Journal 8.6 (2016), pp. 1–10.
20 Bibliography
[37] Andreas De Groote et al. “Transfer-printing-based integration of single-
mode waveguide-coupled III-V-on-silicon broadband light emitters”.
In: Optics Express 24.13 (2016), pp. 13754–13762.
[38] Ruggero Loi et al. “Thermal Analysis of InP Lasers Transfer Printed to
Silicon Photonics Substrates”. In: Journal of Lightwave Technology 36.24
(2018), pp. 5935–5941.
[39] Chao Chen et al. “Sharing and placement of on-chip laser sources
in silicon-photonic NoCs”. In: Networks-on-Chip (NoCS), 2014 Eighth
IEEE/ACM International Symposium on. IEEE. 2014, pp. 88–95.
[40] Zhi H Quan et al. “Thermal modelling of transfer-bonded thin-film
gallium arsenide laser diode”. In: IET Optoelectronics 10.2 (2016), pp. 51–
56.
[41] Matthew N Sysak et al. “Experimental and theoretical thermal analy-
sis of a hybrid silicon evanescent laser”. In: Optics Express 15.23 (2007),
pp. 15041–15046.
[42] Matthew N Sysak et al. “Hybrid silicon laser technology: A thermal
perspective”. In: IEEE Journal of Selected Topics in Quantum Electronics
17.6 (2011), pp. 1490–1498.
[43] Stanley Cheung et al. “Design optimization of energy-efficient hy-
drophobic wafer-bonded III-V/Si semiconductor optical amplifiers”.
In: Optical Interconnects Conference, 2013 IEEE. IEEE. 2013, pp. 108–109.
[44] Bowen Song et al. “3D integrated hybrid silicon laser”. In: Optics ex-
press 24.10 (2016), pp. 10435–10444.
[45] Bowen Song et al. “High-Thermal Performance 3D Hybrid Silicon
Lasers”. In: IEEE Photonics Technol. Lett 29 (2017), pp. 1143–1146.
[46] Micro-transfer printing for advanced scalable hybrid photonic integration.
Vol. 5. Valencia, Spain, 2018.
[47] Joan Juvert et al. “Integration of etched facet, electrically pumped,
C-band Fabry-Pérot lasers on a silicon photonic integrated circuit by
transfer printing”. In: Optics express 26.17 (2018), pp. 21443–21454.
[48] Edge-coupling of O-band InP etched-facet lasers to polymer waveguides on
SOI by micro-transfer-printing. Ghent, Belgium, 2019.
21
Chapter 2
III-V lasers for Si photonics and
integration
The integration of III-V lasers to silicon photonics is an hot topic in recent re-
search due to the possibility of joining the advantages of the III-V materials
with those of the SOI platform for creating advanced photonic integrated
circuits. The layout of a photonic circuit should depend mainly on the final
packaging as the geometry and the layout of an integrated photonic device
should be determined mainly by the way the light is coupled from the de-
vice to the waveguides. The engineering of the whole integration process
should start with the analysis of these two main points. More often the in-
tegration goes the other way around with the devices to be integrated that
determine the hosting platform layout. Still great efforts are needed in the
standardization of the layouts of photonic integrated devices suitable for
large scale production as the technology is at the early stage.
This chapter introduces the main approaches being used for coupling
a III-V laser light source to silicon photonics with reference to the strat-
egy used to couple the light between waveguides. The integration of III-V
elements to silicon photonics has been successfully demonstrated through
wafer bonding and it is discussed how it can be improved by micro transfer
printing. The strategy chosen for the integration of a telecom InP laser to
SOI is discussed at the end of the chapter.
2.1 III-V Laser sources for silicon photonics
Due to the indirect band-gap of Si it is challenging to create a laser light
source from Si as the rate of radiative recombination when the material is
excited is too low. Direct band-gap materials such as the III-V alloys provide
efficient radiative recombination by stimulated emission when an external
bias pumps the electric carriers in the conduction band. As mentioned in
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the previous chapter it is possible to use strain and heavy doping to adjust
the band-gap of Ge to being direct, but still the lasing performances of these
materials are far from those of the III-V alloys. The advantages offered by
the III-V compound semiconductors and their operation wavelengths make
these materials suitable for creating efficient laser sources for silicon pho-
tonics. The light sourcing of silicon photonics with III-V must be achieved
with a simple layout of integration and high light coupling efficiency in or-
der to reduce powering budgets (as discussed in chapter 1). The III-V laser
can be external to the PIC or integrated on it, then the light coupling can
be achieved in different ways and with diverse layout of integration as out-
lined below:
• External laser
– Laser to fiber to PIC
– External cavity laser
• On-chip laser
– Monolithically grown III-V laser
– Heterogeneously integrated laser
Each of these configurations is classified as hybrid if the mirrors of the
laser are positioned outside the III-V, i.e. on the SOI waveguide. Before dis-
cussing the different lasers for silicon photonics with their advantages and
limitations, it is important to introduce the main light coupling strategies
between waveguides as these determine the final layout of the device and
of the PIC.
2.1.1 Light coupling between waveguides
The light coupling between dissimilar waveguides is particularly challeng-
ing due to mode mismatch being the main source of losses in the light inser-
tion into a waveguide. For example, the mode size of a beam emitted by a
single mode InP ridge laser is approximately 3.2× 1.7 µm2 while in a typical
SOI single mode waveguide is 0.5 × 0.3 µm2 in size. Phase matching and
polarization issues can sensibly affect the light coupling between the laser
and the SOI waveguide depending on the light coupling configuration and
by the modes supported by the waveguides coupled. Polarization is usually
a big issue when coupling the light through gratings and is a second order
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loss in edge coupling. The light coming from an optical waveguide or fiber
can be coupled to another waveguide in three main ways, by:
• Light coupling through gratings.
• Light evanescent-coupling.
• Light edge-coupling.
Each of these approaches has its own advantages and limitations, being
more appropriate to a particular application. The principal aspects of these
three different light coupling approaches applied to silicon photonics are
discussed in the next sections.
Light coupling through gratings
Light coupling through gratings at infrared wavelength exploit a sub-micron
periodic structure to create a coherent interference condition that diffrac-
tively couples the injected beam into the adjacent SOI waveguide [1], [2].
The incoming light has to be directed to the grating at a designed angle
(usually of ∼10◦) as to minimize the reflectance at the first order and maxi-
mize the injection according to the Bragg law. The etch depth of the grating
changes the effective refractive index of the meta-material and has to max-
imize the transmittance while reducing the reflectance. The gratings are
defined by immersion lithography or by electron beam (e-beam) lithogra-
phy as shallow trenches etched into the SOI waveguiding layer [Fig 2.1(a)];
they can be shaped as mono dimensional or as bi-dimensional (2D) struc-
tures (more tolerant to misalignment) [Fig 2.1(b)]. Grating couplers do not
need to be placed at the edge of the chip and can be wafer-scale tested before
dicing and packaging. A typical 2D grating defined on a 220 nm thick SOI
for matching the mode field diameter of a telecom optical fiber transmit-
ting light at 1550 nm wavelength consists of a periodic array of 20 trenches
about 70 nm deep and has a ∼10×10 µm2 area footprint [3]. Typical light
coupling configurations consist of an optical fiber (or a waveguide) to grat-
ing or grating-to-grating and the insertion losses are typically -3 dB. Recent
works on uniform and apodized grating-couplers on SOI report a 1.6 dB
and 1.2 dB insertion-losses [4], [5]. Insertion losses as low as 0.6 dB can be
achieved by incorporating a metallic back-reflector, however this process is
not scalable at the moment [6]. Grating couplers result highly spectral and
polarization dependent behaviour typically allowing only <100 nm spectral
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band-width. The polarization sensitivity is strong for linear grating cou-
plers, however a 2D grating-coupler can be designed to accept any incom-
ing polarization of light [7]. 2D grating couplers have insertion losses of
1.0 dB and 2.0 dB for designs with and without back-reflectors respectively,
the polarization dependent losses can be as low as 0.3 dB [8], [9]. Grating
couplers offer relaxed ±2.5 µm in-plane alignment tolerances with an extra
1 dB penalty [10].
Figure 2.1: Fiber to SOI-PIC grating-coupling; (a) Side-view schematic of the
grating-coupler defined on the SOI. The 10 µm mode field diameter (MFD) shines
on the grating with a ≈10◦ angle; (b) Top-view schematic of a 2D focusing grating-
coupler. The footprint of the coupler matches the MFD of the optical fiber. [11].
Light evanescent-coupling
The evanescent coupling of the light between two adjacent waveguides is
given by the interaction of the tail of the propagating modes. This strat-
egy has been widely applied in the light coupling between III-V and SOI
waveguides. Evanescent coupling between a III-V optical amplifier and an
SOI waveguide were demonstrated at University of Santa Barbara (USA),
IMEC (Belgium) and LETI (France), by using inverted taper structures [12],
[13], [14] [15], [16], [17], [18], [19]. The light coupling efficiency was lower
than 60 % as the light coupling between the III-V and the SOI waveguides
was not completely adiabatic. The first truly adiabatic tapered structure for
evanescent light coupling was demonstrated by IBM in 2015 [20]. In this
case the light was completely evanescent coupled from an SOI waveguide
to a single mode polymer waveguide with light coupling efficiency higher
than 90 % [Fig. 2.2]. The same principles can be theoretically applied for
the light coupling to glass-, SiN- or SiON-based waveguides coupled to the
SOI. The evanescent coupling offers low insertion-loss of <1 dB, broadband
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coupling, low sensitivity to polarization and relaxed alignment tolerances
of ±2 µm between single mode waveguides [20]. The inverted-taper of the
evanescent coupler can be placed anywhere on the SOI, however its mil-
limeter long foot print must be kept into account when designing a PIC.
Figure 2.2: Schematic of the adiabatic evanescent coupling between SOI and poly-
mer waveguides. The theoretical simulation of the optical coupling at λ=1550 nm
show how (a) the light completely confined in the SOI waveguide, (b) is gradu-
ally squeezed in the polymer waveguide. (c) At the end of the taper all the light is
completely confined in the polymer waveguide. [20].
Light edge-coupling
Light edge-coupling is achieved when butt coupling two waveguides one
in front of the other. The edge-coupling has been widely applied in the light
coupling between optical fibers and PICs and in commercial packaging of
laser-chips to optical fibers [21] thanks to its broadband, polarization agnos-
tic insertion-losses of better than -1 dB [22]. The mode mismatch between
the two waveguides represents the main source of injection losses in this ap-
proach [23], [24], [25], [26]. In this configuration, the light is injected at the
edge of the PIC into a mode-matched mode-size-converter (MSC) evanes-
cent coupled to an underlying tapered SOI [Fig. 2.3]. MSCs can be made of
SiON, polymer, SiOx, Si3N4 waveguides embedding the inverted taper on
the SOI waveguide [27]. Despite the many advantages offered, this strategy
has not been widely applied to lasers integrated on-chip to silicon photon-
ics due to the technological issues related to bulky packaging of lasers [28],
[29], alignment and mode mismatch between the III-V laser waveguide and
the SOI and due to requirement of using the etched facet technology. The
particular application of the edge coupling to on-chip lasers and the state
art of the device development is discussed more in detail in section 2.1.4.
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Figure 2.3: Diagram of a MSC for light edge coupling to a single mode SOI waveg-
uide. The MSC can be made by an overlay of polymer, Si3N4, SiON or SiOx de-
posited over the taper defined on the SOI, this allow evanescent coupling and mode
size conversion. [27].
2.1.2 External laser source
The light from an external laser source can be delivered to the SOI-PIC
through an optical fiber and injected at an angle into a grating coupler on
the SOI as already described. Another option is to cut the fiber facet at an
angle and polish it to create a mirror that reflects the light down to the grat-
ing at the correct angle; this strategy offers a quasi-planar approach and
reduced packaging dimensions [30], [31]. Alternatively, the fiber can be
edge coupled to a mode transformer positioned at the edge of the SOI chip.
These two strategies offer good light coupling efficiencies usually achieved
through active alignment, however the injection of the light at the edge of
the chip can be a limitation and requires use of large foot-print connection
blocks [11]. In the edge coupling the SOI-PIC requires high precision dicing
and polishing of the edges for achieving highly smooth matching surfaces
on the SOI side. Another way to integrate lasers to the SOI is to pre-fabricate
and pre-test a laser chip that can be light coupled in a dedicated location on
the SOI as patented by Macom [32], or as demonstrated by Kotura and Or-
acle or by Luxtera [33], [34], [35]. This solution offers good alignment (<1
µm) and light coupling efficiency but is quite bulky (>100 µm thick) due to
the packaging and can be not suitable for 3D stacking of SOI-PICs. Bulky
PICs are usually more functional for stand alone applications as medical de-
vices and sensors. A more compact layout is achieved by edge-coupling InP
reflective semiconductor optical amplifier chips to silicon or silicon nitride
photonics in external cavity laser configuration as demonstrated by Zilkie
et al. [33] and more recently by Iadanza et al. [36]. In this case the coupling
efficiency reaches up to 80 % for <1 µm and <0.5 µm lateral and vertical
misalignment respectively.
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Figure 2.4: Schematics of the hybrid laser in external cavity configuration. The
optical amplifier has a SiN mirror at the back facet and is edge-coupled to a SiN
waveguide on the emitting side. The front reflector is on the SiN waveguide and
consists in a Bragg grating. [36].
2.1.3 Monolithically grown III-V laser on silicon photonics
The development of a monolithic laser for silicon photonics is an hot topic
in recent research [37], [38]. Germanium has been proposed as a possible
monolithic light source due to its availability in CMOS factories today. Ge
lasers monolithically grown on silicon have been demonstrated [39], how-
ever they show a threshold current density more than three orders of magni-
tude higher than that of III-V based lasers. This makes Ge lasers not applica-
ble for commercial devices where low operating power is a key requirement
for most applications. III-V monolithically grown on Si can be achieved by
direct hetero-epitaxy and selective area hetero-epitaxy [40], [41], [42]. III-
V laser epitaxial structures grown on Si have been grown directly on SOI
allowing to create monolithic laser sources [43], [44], [45], [46]. Hetero-
epitaxial growth of III-V to SOI can be achieved by molecular beam epi-
taxy (MBE) or metal-organic vapour phase epitaxy (MOVPE, also known as
MOCVD). MOVPE and MBE allow very high control over thickness, com-
position and doping. In MOVPE, in contrast to MBE, the growth of crystals
is by chemical reaction and not physical deposition. All these techniques
provide high quality material only when grown on a substrate with the
same lattice constant. Silicon and III-V present a mismatch in the lattice con-
stant of 4.1 % for GaAs and of 8.1 % for InP, a different interface polarity and
thermal expansion difference of ∼120 % for GaAs and ∼77 % for InP which
make the direct growth of III-V to Si particularly challenging, especially for
large area III-V grown on silicon. Different methods as special surface treat-
ment, strained super-lattices, low-temperature buffers growth on patterned
substrates have been used to reduce the lattice mismatch defects to <110
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cm−2, but this value is still about two orders of magnitude higher than that
achieved with InP- or GaAs-based epitaxial wafers for room-temperature
CW lasers. An alternative approach to reduce stress created by lattice mis-
match between III-V and Si is to grow small area systems as quantum dots
(QDs) or nano wires [47], [48], [49], [50]. Huge progress has been made
with QDs laser grown on Si by Liu et al. [51], however a buffer layer and
more development to combine this technology with silicon photonics are re-
quired. More recently aspect ratio trapping (ART) hetero-epitaxy has been
used to mechanically trap a III-V seed on the Si substrate or the SiO2 BOX
in the SOI and grow locally the remaining layer structure [37], [52], [53],
[54], [55]. ART eliminates the dislocations due by lattice mismatch between
Si and III-V by selective growth of the III-V in high aspect ratio holes or
trenches. The ART technique is suitable for integrating Ge or III-V devices
with CMOS back-end process, it provides low thermal budget and can be
applied to large wafers. However, the approach still requires a strategy to
efficiently couple the light to the SOI. Moreover the III-V device fabrication
on the SOI shows reliability issues [55], raises the complexity of the process
and the risk of contamination of the CMOS.
Figure 2.5: Schematic of the aspect ratio trapping hetero-epitaxy process for creat-
ing a III-V laser epitaxial structure in pre-fabricated trenches on the SOI. [56].
2.1.4 Heterogeneously integrated laser
A III-V die can be heterogeneously integrated to a desired location on the
SOI-PIC for creating a silicon optical amplifier (SOA) or a laser. The III-
V amplification cavity is usually arranged parallel to the plane of the SOI
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waveguiding layer and the light coupling strategy chosen determines the
final layout of the integrated device. Among the main heterogeneous lasers
developed it is possible to classify them as evanescent lasers, laser coupled
through gratings and edge-coupled laser. For each of these devices different
layout of integration can be applied and by including components such as
mode size converters, inverted tapers or a combination of the two.
Evanescent lasers
An evanescent laser is obtained by integrating a III-V waveguide on top of
an SOI waveguide and by evanescent-coupling the light through inverted
tapers that can be defined on the III-V, on the SOI or on both of them.
The footprint of the device changes accordingly to the configuration used.
The laser is usually hybrid, with the two grating reflectors defined on the
SOI waveguide at the nano-scale that allow tuning the reflectivity and act
as filters. Micro-ring reflectors can be used alternatively. The evanescent
laser denomination differs according to the mirrors configuration adopted,
the main layout developed are the distributed feedback (DFB) laser, the
distributed bragg reflector (DBR) laser, the Fabry-Perot (FP) laser and the
micro-ring-based laser. In the DFB configuration two shallow etched grat-
ings separated by a λ/4 long section are defined on the SOI under the III-V
die and interact with the evanescent part of the mode resonating inside the
active region of the III-V. Inverted tapers are defined at the edges of the III-V
die and on the SOI (or only on the SOI) to allow the light transfer from the
SOI to the III-V and vice versa [Fig. 2.6 (a)] [57]. In the DBR configuration
[Fig. 2.6 (b)], shallow etch gratings are defined on the SOI before and af-
ter the SOA, the evanescent-coupling of the light between the SOI and the
III-V-SOA is provided by a double inverted taper structure [58], [16], [59].
A FP laser configuration can be achieved by using the same layout of the
DBR except that the gratings are created by deep etching into the SOI. In
this arrangement every grating acts as a facet with characteristic effective
reflectivity and as a wavelength filter [Fig. 2.6 (c)] [60], [61]. Micro-ring re-
flectors are often employed in tunable lasers and can be defined on the SOI
with different sizes that work as filters and reflectors for a particular mode
of the laser [62], [63]. The evanescent coupling has been exploited more re-
cently to couple the light of III-V devices heterogeneously integrated to the
SOI by µTP [64], [65].
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Figure 2.6: Schematic top view and longitudinal cross section for three different
laser configurations developed by Leti (France). The light is evanescent-coupled
between the III-V and the SOI by tapers. (a) A DFB laser is achieved by creating a
DFB grating on the SOI, under the III-V [16]. (b) Two shallow etch DBR gratings
defined on the SOI before and after the III-V section act as mirrors and wavelength
selectors providing a DBR laser configuration [58]. (c) two deeply etched gratings
provide a FP laser [60].
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Edge-coupled laser
The edge-coupling configuration can be applied to heterogeneously inte-
grate III-V lasers to a desired location on the SOI platform. A demonstration
was given by Roelkens et al. [66], [67]. A III-V die is attached to the SOI with
an intermediate benzocyclobutene (BCB) adhesive layer by using the die to
wafer bonding technique (see section 2.2.1). A ridge waveguide and two
dry-etched facets defined post integration create a Fabry-Perot resonating
cavity on the III-V, next a mode size matched polymer MSC is butt-coupled
to the ridge waveguide while being positioned on top of an inverted ta-
per defined at the end of the SOI. The light is coupled from the polymer
to the SOI by evanescent coupling. The optical mode in the III-V has to be
optically insulated, this sets the height of the active region to the SOI and
it makes challenging to match the mode to the polymer MSC. As we will
see in the fourth chapter, devices integrated on the SOI show reduced ther-
mal sink, especially if bonded with an intermediate thermally insulating
layer. The post-integration fabrication of the ridge waveguide allows pre-
cise alignment to the SOI, on the other side the alignment of pre-fabricated
III-V devices by using wafer bonding can be challenging. Other lasers edge
coupled to a polymer waveguide section have been integrated on chip with
a similar approach by Tseng et al. [29].
Another example of device on-chip edge-coupled to the SOI waveguide
has been reported by Skorpios Technologies, III-V dies were integrated through
an intermediate metal layer inside recesses on the SOI and have been edge
coupled to the SOI to create lasers [68], [69]. The approach involves a >10
µm spacing between the emitting facet on the III-V and the SOI. This re-
quires re-constructing the buried oxide layer in the gap and building an
amorphous silicon waveguide with identical cross section to that of the crys-
talline silicon waveguide.
The strategies developed in this thesis for the heterogeneous integra-
tion of InP components to silicon photonics by using micro transfer print-
ing technology enabled new architectures, parallel integration and precise
alignment of the components involved [70]. InP Fabry-Perot laser coupons
of calibrated thickness have been integrated by µTP inside recesses fabricate
on a SOI wafer and edge-coupled to a trident MSC defined on the SOI [Fig.
2.7(a)], [71], [72]. The trident is made by two double tapers coupled to a
taper defined at one end of the SOI [Fig. 2.7(b)] and can be defined during
the SOI processing. The epitaxial structure of the lasers in ref. [71] provided
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large spot size (LSS) lasers with a mode enlarged along the vertical axis com-
pared to standard InP lasers, the cross section of the laser mode was simu-
lated (with FIMMWAVE, by Photon Design [73]) of 5.5×2.7 µm2 at 1/e2.
The LSS lasers offer more relaxed tolerances on the vertical alignment in an
edge-coupling configuration. The actual trident was mode matched to the
LSS laser and squeezes the light in the SOI of mode size 0.5×0.3 µm2. The
devices were printed directly on the Si substrate inside the recesses while
a n-InP cladding layer of calibrated thickness provided vertical alignment
of the laser waveguide to the MSC. The layout developed involved the cre-
ation of recesses. The main technological issues related to the creation and
integration of a III-V die in a recess on the SOI are discussed more in detail
in chapter 5 (sections 5.2 and 5.3). Figure 2.7(c) shows the laser integrated
and the emission spectrum [Fig. 2.7(d)] detected through an out-coupling-
grating and an optical fiber.
Figure 2.7: (a) Schematic of heterogeneously integrated InP laser on a silicon pho-
tonics platform. (b) Diagram of the trident MSC positioned at the edge of the recess
between the laser and the SOI waveguide. (c) Digital microscope image of the real
device integrated in a recess type 1 on the SOI. (d) Emission spectrum of the device.
[71], [74].
Other devices edge-coupled on chip and integrated by µTP were re-
ported, III-V LEDs and photodetectors (PDs) have been edge-coupled to
polymer waveguides on a Si substrate by Liu et al. in order to create an op-
tical interconnect suitable for electrical isolation [75], [76]. In chapter 5 it is
presented an integration layout that combines the approaches presented in
this section with the aim to achieve an InP laser integrated in a recess and
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optically edge-coupled to a polymer waveguide or a polymer MSC con-
nected to the SOI by accurately aligning the active region of the laser to the
SOI along the vertical axis. The approach allows integrating lasers of differ-
ent thickness thermally connected to the Si substrate.
Other heterogeneous lasers
In some cases the light coming from an heterogeneously integrated laser can
be coupled to a grating at an angle as demonstrated by UCSB and Oracle
[77], [78]. The coupling of an external laser to silicon photonics through a
grating introduces an optical loss of typically -3 dB.
A less common option in heterogeneous integration of III-V to SOI is to
integrate a vertical cavity surface emitting laser (VCSEL) on top of a grating
and couple the light to it, this option can be problematic to implement due
to requirement of injecting the light at an angle to the grating for achieving
good light coupling efficiency [79], [80], [81]. Tilted-VCSEL allow passive
flip-chip alignment to the PIC and rapid assembly at commercial volumes.
However they are bulky and have large footprint which might be not suit-
able for PICs and 3D stacking.
2.2 Technologies for heterogeneous integration of
III-V to SOI
The heterogeneous integration of a III-V laser source to the SOI can be achieved
in different ways, the main techniques applied are:
• Flip-chip wafer bonding.
• Flip-chip die to wafer bonding.
• Micro transfer printing (µTP).
2.2.1 Wafer and die to wafer bonding
III-V have been successfully integrated by flip chip wafer bonding or die-to-
wafer bonding [82] to the SOI. In wafer bonding and die to wafer bonding
the wafer or the die are flipped and bonded with the substrate up at the
desired area on the SOI, then the substrate is removed by wet-etch and a
post-integration processing allows the definition of the devices. The post
processing of the dies into devices reduces the misalignment of the III-V
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waveguide to the SOI to lithographic tolerances (<0.5 µm). The coupons
of III-V gain material are bonded directly, by molecular bonding, using a
low temperature O2 plasma-assisted surface activation or with an adhesive
layer, usually made of benzocyclobutene (BCB) [82]. The light from the III-V
has been coupled to the waveguide by edge coupling [67], [29], grating cou-
pling [77] or by evanescent coupling through the use of tapers [19]. Wafer
bonding has been applied by Intel to large scale production. The main issue
with this approach is the large waste of the expensive III-V material. The
die to wafer bonding mitigates the waste of the III-V compared to wafer to
wafer bonding. Post integration processing of the III-V on the SOI requires
careful process design to reduce contamination issues of the machinery dur-
ing fabrication. Furthermore errors in processing one element of the circuit
can propagate to the whole platform wasting all the preparatory work on
the SOI. Pre-fabricated known good device integration would be desirable
to reduce post-integration processing on the SOI to minimum and to allow
testing the devices on the original III-V substrate before the integration to
the SOI. Furthermore, pre-fabricated lasers could be fabricated by special-
ized companies and be lately integrated in different specialised facilities in
a production chain fashion similar to other large scale fabrication areas as
electronics and automotive. However full pre-fabrication of devices is not
applicable to flip-chip wafer bonding as the substrate of the die prevents
visual passive alignment of the devices to the SOI. In wafer bonding the
epitaxial structure has to be grown upside down. Another limit of the tech-
nique is given by thermal expansion gradients between the wafer or die
bonded and the new substrate which can be an issue especially for large
area dies.
Figure 2.8: (a) 200 mm diameter SOI with two 50 mm diameter InP wafers bonded
on it. (b) SOI with InP dies printed on top of it. [60].
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Figure 2.9: Diagram of the die to wafer bonding process for the integration of InP
dies to the SOI platform. [66].
2.2.2 Micro Transfer Printing
Micro-Transfer-Printing (µTP) is emerging as an effective, accurate and mas-
sively parallel tool for the heterogeneous integration of photonic and elec-
tronic devices to different platforms including silicon photonics [83], [84],
[85], [86], [74]. µTP offers epitaxial side-up transfer of dense arrays of coupons
to structured substrates. The source coupons can be unprocessed, part or
fully processed before transfer into devices with the appropriate structuring
and electric contacts present. µTP has been demonstrated for multiple ma-
terials including silicon, graphene, dielectrics and III-V as InP, GaAs, InAs,
GaN. In this work we present the development of µTP technology for the
integration of InP ridge lasers completely pre-fabricated on the original sub-
strate to SOI (chapter 3).
µTP involves the formation and registration of typically less than 5 µm
thin coupons on a starting wafer, the release from the source wafer, the se-
quential, parallel transfer of stamp-selected arrays of coupons to selected
matching locations on a target substrate. The primary requirement for bond-
ing on the new substrate is that the mating surfaces are locally flat and co-
planar. The bonding can be achieved by coating the surface of the target sub-
strate with a thin layer of polymer which also assists the bonding. A direct
bond can also be achieved through van der Waals forces if the surfaces in-
volved are flat and smooth enough [87]. µTP is particularly enabled for thin
and small dimensioned coupons. Solutions for the transfer of many differ-
ent thin and small materials can be engineered according with the platform
involved. The optimal device structures are distinct for different photonic
functions which make their co-integration challenging.
A polydimethylsiloxane (PDMS) elastomeric stamp is used in µTP to
retrieve and deterministically assemble arrays of devices onto non-native
substrates [Fig. 2.10]. It is possible to collect or release the devices by vary-
ing the speed of the PDMS stamp according with the peel-rate-dependent
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adhesion in visco-elastic elastomers [83], [88], [89], [90] [Fig. 2.11(a)]. If the
PDMS stamp in touch with the top of the devices is peeled quicker than a
critic speed, vc, it can collect the devices and if it is peeled slower than vc
(after print) it can release them on the hosting substrate. The phenomenon,
as reported by Meitl et al. [83], can be described by the separation energy
GPDMS of the PDMS to the top surface of a device. GPDMS depends strongly









where G0 is the energy release at rest (v=0 m/s), v0 is the speed at which
GPDMS is twice G0 value, n is a fitting parameter. G0 depends on the compo-
sition and the process to prepare the PDMS stamp. The PDMS stamps used
in this work were provided by X-Celeprint Ltd. [91] and are protected by
intellectual property. If the GPDMS is greater than the adhesion of a coupon
to its original substrate GSUB then the coupon will be picked up. A pre-
patterned transparent PDMS stamp allows collecting only the desired de-
vices from the source wafer [Fig. 2.11(b)]. Each post on the PDMS stamp
has the same shape of the coupon to maximize the contact area to it and in
turn increase the yield of picked devices. A post with the same size of the
coupon also reduces the chance to interfere to other objects both on the pick-
ing and on the printing substrate. The thickness of the stamp is protected by
intellectual property of X-Celeprint [91]. The lifetime of a PDMS stamp has
been tested by X-Celeprint of 60000 transfer-printing cycles. However, they
advise to change the stamp after 10000 cycles for keeping the repeatability
of the process maximum. Each transfer printer tool has a robotic arm which
acts the PDMS stamp for collecting pre-released devices from a wafer and
transfer them to a target substrate [Fig. 2.12]. µTP offers fast passive align-
ment of arrays of devices with ≤ ±1.5 µm [70] through pattern recognition
software (COGNEX VisionPro [92]) thanks to its transparent head stage,
µTP is highly scalable so it is possible to transfer just one or thousand of de-
vices in one step, it is suitable for both pre- and post-integration fabrication.
Sub-micron alignments have been achieved for single post transfer printing
[93], but still require optimization with the actual machinery. Other demon-
strations of submicron alignment by transfer printing have been given at
Stratchlyde University by J. McPhillimy et al. with a different tool [94], [95]]
suitable only for prototyping.
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The main limits of the µTP technology are given by sub-micron align-
ment (as reported above), by the integration speed in transferring a given
number of devices to the target chip and by the number of devices inte-
grable in one transfer step, which is limited by the size of the source wafer
and by the size of the coupons.
Figure 2.10: Scheme of the transfer printing process; (a) the pre-patterned PDMS
stamp is lowered in touch with the top of the devices; (b) the robotic arm peels
quickly off the PDMS which picks up the devices from the source wafer, (c) then
the populated PDMS stamp is moved onto the target wafer and the devices are
released in the desired location by gently peeling off the PDMS stamp.
Figure 2.11: (a) Adhesion peel-rate curve for PDMS. It is possible to locate two
regions of adhesion that depend on the peeling speed of the stamp allowing re-
spectively to pick up and print the devices from and to a new substrate. (b) A
stamp positioned on top of the source wafer ready to be positioned and pick-up
some squared coupons, the view is from the operator perspective on the alignment
screen. Images are courtesy of X-Celeprint Ltd. [91].
Transfer printable devices require four main extra steps to be incorpo-
rated in the fabrication process for preparing them to the µTP. First, it is
necessary to include a sacrificial layer in the epitaxial structure of the wafer
to allow the separation of the coupons from the source wafer. Second, a wet-
etch technology has to be developed for the erosion of the sacrificial layer
while keeping high selectivity to the surrounding materials. Third, an en-
capsulation layer must be defined to protect the sidewalls and the top of the
coupon. Fourth, an anchor system able to restrain the coupons/devices on
the original substrate with calibrated strength during the undercut has to be
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Figure 2.12: (a) Transfer printer machinery, model MTP-177, as used in this work
for automated µTP. The robotic arm moves over a stone stage arranged on a anti
vibration table. (b) the transparent head stage hosts the pre patterned transparent
PDMS stamp. Images are courtesy of X-Celeprint Ltd [91].
engineered and defined on the device before the undercut. The final result
of the preparatory steps is a suspended coupon ready for µTP to the new
hosting substrate. An example of the transfer printing process including
the preparation, undercut, and µTP steps applied to InP lasers is reported
in Fig. 2.13 and discussed more in detail in the next chapter (section 3.1).
2.3 Choice of the strategy for the heterogenous in-
tegration of InP etched facet lasers to the SOI
An analysis of the main pros and cons of the different strategies for laser
light coupling to SOI waveguides are summarized in table 2.1. The evanes-
cent coupling offers many advantages for creating a III-V laser on the SOI
and this is the reason of its wide application in the field. The edge-coupling
offers most of the advantages of the evanescent coupling removing the re-
quirement of defining sub-micron taper structures on the III-V which would
require use of the e-beam. This translates to a smaller foot-print of the III-V
and in turn in a reduced waste of the material. On the other side the total
foot print of the laser and the MSC connected to the SOI it is very similar
to that of the evanescent coupling. One of the main issues in edge-coupling
a ridge laser to an SOI waveguide is the requirement of tight alignment
2.3. Choice of the strategy for the heterogenous integration of InP etched
facet lasers to the SOI
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Figure 2.13: (a, b, c) Cross-section of a laser coupon fabricated on the InP wafer
containing an InGaAs sacrificial layer and anchored to the substrate by a resist
tether structure. (d, e) The undercut in FeCl3:H2O results in suspended coupons
ready for micro-transfer-printing. (f, g, h) In µTP a PDMS stamp collects the devices
from the original wafer and releases them to the target substrate. (i) Final step of
the process is the removal of the polymer anchors. [87].
of <±1 µm along the SOI plane and <±200 nm along the remaining verti-
cal spatial direction that are required for achieving high light coupling effi-
ciency as analysed in chapter 5 (section 5.1). The edge-coupling layout also
requires creation of recesses of calibrated depth on the SOI. The edge cou-
pling does not require facets angled to the vertical axis as applied by Song
et al. [77] for injecting the light in a grating at a specific angle.
Table 2.2 summarizes the main advantages and limits of wafer-to and
die-to wafer bonding and micro transfer printing. Wafer bonding and die-
to wafer bonding have shown excellent capabilities in integration of III-V
to SOI, the post-integration fabrication of ridge waveguides allows high
alignment of the laser waveguide to the SOI. On the other side, the post-
integration fabrication is the only option possible in wafer bonding and pre-
vents passive alignment due to the presence of the substrate. The approach
is also limited by the waste of the expensive III-V material. As mentioned
in section 1.3 most of the costs in the creation of a device are in the design
and process development, but once the III-V waste is extended to large scale
production it can become an issue.
The micro transfer printing offers epitaxial side up parallel integration
of small III-V components with <±1.5µm lateral alignment precision [70].
Thermal expansion issues can be reduced with the dimension of the coupons.
The comparison of advantages and limits of the different light coupling
and integration strategies allowed to choose the strategy for creating a laser
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Light coupling Pros Cons














Table 2.1: Comparison of different strategies for light coupling of lasers to SOI.
Integration technique Pros Cons
Wafer bonding - Mature - Post-integration
- alignment fabrication only
- High material waste
Die bonding - Mature - Post-integration
- alignment fabrication only
- Material waste
µTP - Parallel - Early stage
- Material saving - <1 µm alignment
- Multiple components
- Pre- and Post-
integration fabrication
Table 2.2: Comparison of different techniques for the heterogeneous integration
of III-V to SOI.
source for silicon photonics. The plan was to heterogeneously integrate,
by µTP, a pre-fabricated Fabry-Perot InP ridge laser with etched facets to
a recess pre-fabricated on the SOI in order to achieve a light edge-coupling
configuration with tight alignment of the waveguides. The light can be edge
coupled to a polymer waveguide and then evanescent-coupled to the SOI
or in alternative the light can be edge-coupled to a MSC converter defined
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at the end of SOI waveguide, a trident MSC works in this situation [71].
The strategy provides reduced footprint by keeping the tapers only on the
SOI. A small footprint turns in reduced use of III-V material and reduced
thermal expansion issues. The strategy offers the advantages and the flex-
ibility of the etch facet technology (see section 3.2.4). µTP allows accurate
planar alignment of the laser waveguide to the SOI, the vertical alignment is
ensured by integrating the devices inside recesses of calibrated depth pre-
formed on the SOI. An intermediate metal layer positioned at the bottom
of the recesses allows to tune the height of the laser waveguide to the SOI
and it allows to sink the heat to the substrate working as a thermal via. The
strategy provides high electro-optical and thermal performance (as shown
in chapter 4 and 5) with the theoretically low insertion losses associated to
the edge-coupling. In particular, completely pre-fabricated and pre-tested
InP lasers allow to micro-assemble only the working devices to the SOI.
Consequently, increased reliability of the final PIC and simple layout of in-
tegration can be achieved by edge coupling the light from the laser to a
polymer or SOI waveguide.
2.4 Conclusion
The review of the state of the art on III-V laser integration to silicon photon-
ics has been presented in this chapter. The comparison of the advantages
and limitations of the diverse techniques of integration and light coupling
allowed to define the strategy for integrating a III-V telecom laser to silicon
photonics, in agreement with the cleanroom laboratories and tools available
at Tyndall National Institute.
The heterogeneous integration of an InP laser onto SOI by using µTP re-
quires the device to be made transfer printable, so releasable from the orig-
inal substrate with resulting surfaces suitable for the bonding to the new
substrate. The preparation of the InP lasers for the transfer printing is dis-
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Transfer printing of InP lasers
The process of transfer printing a device to a new substrate is simple in
principle, it consists in picking-up a pre-released device from the starting
wafer, transferring it to the new substrate and printing it to the desired lo-
cation. However, the different steps involved in making a device transfer
printable, the preparation of the hosting substrate and the alignment of the
waveguides require a large number of optimization experiments. The type
of light coupling between the device and the photonic circuit requires the
coupon geometry to match the printing location on the hosting substrate or
the printing location to be designed for accommodating the device. Partic-
ular attention must be paid to the flatness and smoothness of the mating
surfaces and to stress acting on the coupons to avoid complications in the
µTP process. The alignment of the devices can be achieved visually by the
operator at the transfer printer, the accuracy can be improved by using fidu-
cial markers and optical pattern recognition [1].
In this chapter are described the methods for achieving a transfer print-
able InP ridge laser with etched facet, suitable for heterogeneous integration
to silicon photonics end edge-coupling to the SOI waveguide. The main
concepts behind a successful approach to device fabrication and integration
on different substrates are outlined, the suitable epitaxial structure, the de-
sign and the fabrication of the lasers, the wet-etching technology developed
for the release of the devices from the original wafer, the transfer printing
and the post printing steps are discussed in their technological aspects.
3.1 Transfer printable InP Lasers
Transfer printing make possible to achieve new systems and layouts in pho-
tonics. Large arrays of devices can be integrated in parallel and in dedicated
spots with <±1.5 µm alignment (3σ) along the printing plane [1]. The de-
vices can be completely pre-fabricated and pre-tested before transfer, or as
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an alternative it is possible to transfer dies that can be processed after print.
All these features make µTP very attractive for the integration of InP lasers
to silicon photonics.
Transfer printable lasers, as other transfer printable devices or dies, have
to be fabricated inside coupons and require the inclusion of a sacrificial
layer in the epitaxial structure of the wafer to allow the separation from the
source wafer. The fabrication must include an encapsulating layer to protect
the coupons from being etched during the release by wet-etch. The devel-
opment of a wet-etch undercut technology for the erosion of the sacrificial
layer with high selectivity to the surrounding materials and the engineering
of a proper anchor system able to restrain the coupons on the original sub-
strate during the undercut have taken most of the efforts in the development
of a µTP technology for InP. A grating-like structure is typically defined on
the sacrificial layer around the coupons to provide multiple starting points
to the etchant (see section 3.2.1 for more details about the grating). The
suspended coupon resulting after the undercut can be then picked-up and
transfer-printed to the new substrate. The overall process flow is shown
schematically in Fig. 3.1.
Laser devices suitable for transfer printing and for edge-coupling to SOI
waveguides have been developed and fabricated as arrays of ridge-waveguides
in rectangular coupons (section 3.2). Different etching solutions were in-
vestigated in a range of temperatures and FeCl3:H2O (1:2) (Iron chloride)
was proven to provide the best etch-rate to selectivity-to-InP ratio while still
keeping the etch rate of InGaAs or InAlAs sacrificial layers high enough to
allow the release of <120 µm wide coupon in few hours time [section 3.3].
The iron chloride etchant was compatible with the standard polymer used
for the anchor system. A suitable anchor system for the devices has been
engineered by investigating different tether shapes, dimensions and config-
urations, with the aim to achieve tethers that can break easily and cleanly
when the device is picked up from the original wafer [section 3.2.5]. Finally,
completely pre-fabricated and pre-tested InP devices were transferred to
different non-native substrates by means of µTP with and without interme-
diate or adhesive layers [see section 3.4]. The strategy requires very little
post-printing processing limited to the removal of the anchors. The meth-
ods for creating the lasers and transfer printing them are discussed more in
detail in the next sections.
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Figure 3.1: (a) Cross-section of a laser coupon fabricated on the InP wafer con-
taining the InAlAs sacrificial layer and anchored to the substrate by a resist tether
structure. (b) The undercut in FeCl3:H2O results in suspended coupons ready for
micro-transfer-printing. (c) In µTP a PDMS stamp collects the pre-released devices
from the original wafer and releases them to the target substrate. [2].
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3.1.1 Epitaxial structure
InP based epitaxial laser structures including a lattice matched sacrificial
layer were designed and fabricated in order to achieve transfer printable
lasers. The laser epitaxial structures were grown by metal organic vapour
phase epitaxy (MOVPE) with nitrogen as the carrier gas on a perfectly ori-
ented (100) InP substrate [3], [4]. The wafers were designed and fabricated
in a collaboration between the III-V materials and devices group and the
Epitaxy group at Tyndall National Institute. The laser epitaxial structures
developed in this work were grown on two main epitaxial release layers:
a 1-µm-thick InGaAs or a 500 µm thick InAlAs sacrificial layers n-doped
(1×1018 cm−3). These layers were included between the substrate and the
n-InP cladding layer of the laser to allow release the devices from the native
wafer by means of a selective wet-etch [5]. The n-type doping makes the
sacrificial layer electrically conductive in order to evaluate the lasers on the
native substrate with a contact on the substrate side before the undercut.
For the laser operating in the C-band of the optical spectrum, six 6-nm-thick
compressively-strained AlInGaAs quantum wells and seven 10 nm thick
tensile strained barriers form the 96 nm thick multi quantum well (MQW)
active region in a step index waveguide of 336 nm total thickness (this num-
ber may vary, see appendix A). The waveguide is clad by 1.5-µm-thick n-
and p- doped InP. A cap layer of p-doped InGaAs allows electrical contact-
ing on the p-side. The bottom of the active region is 1615 nm from the sacri-
ficial layer. The mode of a 2.5 µm wide ridge laser with the actual epitaxial
structure was simulated with FIMMWAVE [6] [see section 5.1], [6]. The size
of the transverse mode at 1/e of the intensity is ∼1 µm, with a mode over-
lap of 6.6 % with the quantum wells. The transverse mode reaches <0.5 µm
into the InP cladding layers making the mode independent of the contact
layer or features on the substrate side. This strategy makes this epitaxial
structure particularly suited for either transferable devices and light edge
coupling to the SOI. A p-doped InGaAs contact layer is finally grown at the
top of the epitaxial structure to facilitate the creation of the electrical metal
contact while reducing the diffusion of the metal into the semiconductor.
The main laser epitaxial structures used in the experiments are reported in
the appendix A at the end of the manuscript. All the laser epitaxial struc-
tures used in this work are similar and differ mainly in the sacrificial layer
and the p-side layer structure in an attempt of creating a lower interface
resistance.
A large spot size (LSS) laser epitaxial structure was grown for testing the
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edge-coupling of InP devices to the SOI by integrating them inside recesses
on the SOI wafer [7], [8]. The LSS laser structure has a lower light confine-
ment along the epitaxial axis allowing for a larger mode size which increases
the tolerances of the alignment between the laser and the SOI waveguides,
especially along the vertical axis. The transfer printing principles and pro-
cessing steps developed in this work were applied to the LSS laser to make it
transfer printable. In addition, a number of epitaxial structures were grown
by MOVPE on (100) perfectly oriented InP substrates (± 0.1 degree angle)
for the purposes of comparing between the different etch release layers and
etchants. Each release layer (InGaAs, InAlAs) was 500 nm thick, n-doped
(1×1018 cm−3) with layers of InP adjacent to the release layer [5]. The over-
growth of the InAlAs layer was completed with a thin (10 nm) InGaAs layer
to avoid aggregation issues and improve morphology of the InP [9], [10]. It
was lately found that a 50-100 nm InGaAs buffer layer produces smoother
released surfaces suitable for adhesive-less print.
3.2 Design and fabrication of the lasers
Dense arrays of Fabry-Perot lasers with up to 2000 devices per cm2 on a
fixed pitch are fabricated on the native InP substrate using lithography and
anisotropic inductively coupled plasma (ICP) etching techniques to form
the laser mirrors together with a conventional ridge waveguide. The lasers
are fabricated as rectangular coupons with both anode and cathode on the
epitaxial side [Fig. 3.2]. The resonating cavity for the light amplification is
defined by the ridge that provides lateral light confinement, by the epitax-
ial structure refractive index gradient between cladding and active region
which confines the light along the vertical direction and by two dry-etched
facets positioned at the sidewalls of the coupon and perpendicularly to its
longitudinal axis. The ridge extends to the edge of the facets with a V-shape
so as to prevent the ridge etch from affecting the quality of the facet. The
reduction in effective facet reflectivity due to diffraction in the tapered re-
gion is numerically calculated with FIMMWAVE to be 0.9 % [6]. The facets
create a suitable arrangement for edge-coupling of the light to SOI or poly-
mer waveguides on photonics platforms (see details about facets in 3.1.4).
The lasers are completely pre-fabricated and can be tested before the release
from the original InP substrate and after printing to an hosting substrate.
They can be probed from the top or through an electrically conductive sub-
strate when printed in direct contact to it, with a penalty of only few Ohms
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on the series resistance. The choice of having a completely pre-fabricated
and pre-tested device is based on the known good die approach which was
considered very important in the context of an heterogeneous laser for sili-
con photonics. In fact, the approach improves the yield of integrated work-
ing lasers reducing the post-printing processing to minimum which turns
in lower risk of damaging the hosting platform.
The lasers were designed as rectangular coupons 500 to 1000 µm long
and 40 to 120 µm wide. Most of the devices tested were 500×60 µm2, these
dimensions provide a good balance between light amplification and ther-
mal sink and provide reduced foot print compared to other light sources for
silicon photonics [11], [12]. In the designs developed, one or more elements
that constitute a laser can be defined separately or in the same lithography
level. Different designs were explored in order to find out a suitable ar-
rangement of the different components and the inclusion of the micro trans-
fer printing preparation steps. Such type of lasers are generally composed
by specific elements which must be defined inside a coupon:
• Ridge waveguide: for lateral light confinement.
• Coupon profile, facets, n-recess: define the coupon shape, the mir-
rors, and a access to the n-InP layer respectively.
• p- and n- metal contacts: for contacting the p-i-n junction.
• µTP elements:
– Encapsulation structure: for protection of the sidewalls and facets.
– Grating structure: on the sacrificial layer to give the etchant a
starting point for the erosion.
– Anchor system: to restrain the coupon to the substrate during the
undercut.
The ability of the process designer resides in finding the combination
which requires the lowest number of processing steps, which is usually
related to the number of lithographies and the order they are arranged
in the process. The main differences between the process-designs studied
were related to the number of lithography steps, to the number of device-
components defined in each level and to the geometry of the elements. Ge-
ometry variations were studied especially for probing pads and anchors.
All the designs include transmission line measurements (TLM) patterns for
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the p-metal contact evaluation and some mesas of different width without
anchors for the evaluation of the undercut progress during the release.
3.2.1 Laser fabrication process
Initially, a nine-level lithography process was developed to realize lasers
suitable for transfer printing. Other processes have been created by the
same lithography levels defining them in different order; this permits to
achieve different configurations of the final device. Additional masks were
designed to separate some of the device-elements in different lithography
levels. The process starts with the removal of native oxides on the start-
ing InP wafer and the evaporation of a Ti:Au (10 nm : 110 nm) metal layer
that defines a 1.5 µm wide and 490 µm long p-type contact. Next, a 2.5-µm
waveguide ridge is defined by creating two trenches running parallel each
other along the longitudinal axis of the coupon. The ridge depth is about
1.5 µm and stops before the MQW active region in order to control the opti-
cal confinement and losses while minimizing the current leakage. The ridge
structure can be defined in the centre of the coupon with the 2 n-metal con-
tacts parallel to it along the longitudinal axis of the coupon. This config-
uration provides a more symmetrical current injection improving electro-
optical and thermal performances, but then it can be difficult to arrange
probing pads of suitable area in coupons narrower than 60 µm. Next, a
Cl2/CH4/H2 ICP dry-etch defines the facets for the Fabry-Perot laser cavity
together with the rectangular coupon profiles and a recess for the n-contact
[Fig. 3.2]. These elements can be joined to the coupon profile definition or
separated from each other if more flexibility in the etch depths is desired.
The recesses reduce the flexural modulus of the coupons, so it is important
to find a balance between correct area for the n-current flow and stiffness
of the coupons which can become more sensitive to the stress produced by
passivation layers. A flat evaporation of a Au:Ge:Au:Ni:Au (14 nm : 14 nm
: 14 nm : 11 nm : 200 nm) metal layer defines the n-contact on the devices.
Rapid thermal annealing (RTA) at 390 ◦C for 5 minutes was required to form
a low resistance ohmic contact to the n-type InP layer.
An important componenent of the transfer printable devices is the en-
capsulation insulating layer, usually a SiN or a SiO2 layer applied by Plasma-
enhanced chemical vapor deposition (PECVD), which protects the epitaxial
structure at the sidewalls and consequently the facets from oxidation and
erosion during the wet-etches. The correspondent lithography level defines
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a 2.5 µm large ledge around the coupon on a oxide layer sealing the coupon
down to the n-InP layer. Next, a metal evaporation provides contact pads
for electrical characterization. A final ICP dry-etch through the sacrificial
layer reaches the InP substrate. A coarse grating shaping of the sacrificial
layer around the coupons prevents the polymer layer for the anchor system
to cover the sidewalls of the sacrificial layer in between the tethers. The re-
sist is exposed in correspondance of the tips of the grating providing a start-
ing location to the etchant for the erosion of the sacrificial layer, the shape
of the grating also helps to manage the profile of the etch front. The grating
is composed of 15 × 2.5 µm2 tips arranged around the coupon on a 40 µm
pitch [Fig. 3.3]. Finally, a 2.8 µm thick resist layer is patterned with tethers
to anchor the mesas to the substrate during the undercut step. The polymer
anchors give an additional protective layer to the coupon encapsulation and
need to withstand the etchant attack and the capillary forces acting under-
neath the coupons during the undercut, rinse or drying steps. The polymer
anchor system is usually composed by an array of tethers arranged around
the coupon at a constant pitch, shape and dimension of the tethers are dis-
cussed more in detail in section 3.2.5. The spacing between one tether and
the next allow the etchant to penetrate underneath the coupons.
Figure 3.2: Schematic of the laser geometry used before etching through the sac-
rificial layer; p- and the n-contact are on the epitaxial side of the device. The right-
hand side shows the scanning electron microscope (SEM) image of an etched facet
prior to its passivation. [13].
3.2.2 Different geometries of the devices
The devices have been designed with different areas and pads geometries
[Fig. 3.4(a) - (g)]. Most of the layouts explored have proven to provide
working devices which can be easily probed [Fig. 3.4(a), (d), (f), (g)]; some
other were more difficult to probe because of the geometry of the probing
pads or have shown bad electrical contacts. For example, if the pads are
3.2. Design and fabrication of the lasers 59
Figure 3.3: Top view of a laser coupon ready for undercut with the polymer anchor
system in place. The grating offer multiple starting points for the etchant around
the coupon. The tips of the grating are visible between the tethers. [13].
closer than 10 µm to each other and the lift-off is not perfectly developed,
considering the pads are usually created by a 360 degree evaporation there
will be some enlargement of the pad-shape which will create a short circuit
between the p- and the n- pads [as for the layouts in Fig. 3.4 (b), (e)]. If the
n-recess does not run along the whole length of the FP cavity the current
flow will be negatively affected [Fig. 3.4 (f), (g)]. In the case the pads are
deposited on an insulating layer deposited on top of one of the electrical
contacts [Fig. 3.4(a), (d), (g)], then the insulating layer is required to be
thicker than 100 nm in order to prevent short circuits between the pad and
the underlying contact when probing with needles, and for preventing the
creation of high capacitances. When one of the facets is incorporated inside
the coupon a beam splitter can be arranged to prevent back reflections that
could affect the emission spectrum of the laser [Fig. 3.4(c) - (g)].
Figure 3.4: Example of the different layout explored for the contacting pads. all
these devices have two emitting facets, when one of the facet is accommodated
inside the coupon (c, d, e, f) a beam splitter is inserted to prevent double back
reflection out of phase.
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Metal pad layout Advantage Penalty
Probing ease a, c, d, e b, f, g
Fabrication complexity a, f b, c, e, g
Beam splitter at one facet a, b c, d, e, f, g
Proximity between contacts a, c, d, f, g b, e
Area in touch to the contacts b, e a, c, d, f, g
Overlap to the opposite contact b, c, e, f a, d, g
Series resistance a, b, d, e c, f, g
Symmetry of current flow c, f, g a, b, d, e
Table 3.1: Metal pads arrangement main features and influence on the device (as
advantage or penalty) for the different the configurations reported in Fig. 3.4.
The standard process for transfer printable lasers (reported in Appendix
B) has been evolved for creating a different encapsulation structure which
gets rid of the encapsulation ledge and the grating around the coupons. This
allows to achieve ledge-less devices which can be matched to a sidewall in
the SOI and are suitable for light edge-coupling to a waveguide within the
Rayleigh distance of the emitted light beam [7]. The same process requires a
modified anchor system with tethers that start from the top of the coupon in
order to allow the removal of the gratings structure on the sacrificial layer.
The number of levels for fabricating a ridge laser with etched facets has
been reduced down to 6 levels in this process. The process itself is reported
in detail in Appendix C.
3.2.3 Stress management
When designing and fabricating a device is vital to keep in mind that the
stress coming from the passivation and metal layers applied to the coupons
needs to be kept at a minimum. In fact, if any compressive/tensile stress
arises during the fabrication this could cause the passivation layers to de-
laminate [Fig. 3.5] or the devices to even break [Fig. 3.6] or to curl up after
the release making the pick up and any adhesive-less printing impossible.
In order to overcome this issue, the metal layer have minimal thickness and
area, it is also possible to use tensile stressed passivation layers against com-
pressive stressed layers or vice versa. Usually PECVD SiN and SiO2 show
tensile and compressive behaviour respectively, but these stress can change
due to the stability issues of the process and the tool itself, it is then advis-
able to check regularly the value of the stress in order to achieve stress free
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coupons. In order to overcome unexpected stress issues due to malfunc-
tioning of the tool etc., it is always advisable to do an undercut test only on
small part of the chip (which can be scribed from the main chip). If there
are any stress problems the remaining chip can be recovered thinning the
passivation layers or increasing the thickness of the resist layer for the an-
chors at the top of the coupons. In this case and if the actual anchor design
is not suitable for the new resist thickness, the anchors lithography must
be defined in two steps. First a rectangular area of resist has to be defined
on top of the coupon, secondarily the anchor level has to be defined on top
of it. The resolution of the tethers will be lower due to the increased step
height to the substrate, but the anchors engineered in this work usually tol-
erate this step. Main issue for the printed devices is that they will tend to
curl up once the anchors are removed, then the only way to print stressed
devices is to use adhesive layers. Adhesive layers as BCB can be thinned
down to a minimum and excellent adhesion and effective thermal sink can
be achieved (see sections 3.4.3 and 4.3).
Figure 3.5: Coupon passivated with stressed sputtered SiO2. The layer delami-
nated on top of the n-metal after the annealing of the contacts at the RTA.
3.2.4 Etched facets
Transfer printable lasers for edge-coupling of the light to the SOI require an
emitting facet and a back reflector. The devices fabricated in this work use
two of the sidewalls of the coupon as reflective facets to create a Fabry-Perot
resonator. Use of etched facet technology offers many advantages, etched
facets make the devices suitable for transfer printing as they prevent cleav-
ing the original chip, this allows re-use the original InP substrate. Etched
facets make the resonating cavity independent of the crystal direction and
their reflectivity can be tuned by working on the thickness and the structure
of the dielectric passivation layer. The passivation layer protects the devices
62 Chapter 3. Transfer printing of InP lasers
Figure 3.6: Coupons on chip and with the anchor system in place cracked after the
undercut due to stressed passivation layer.
from erosion during the etch and allows them to operate in a non-hermetic
environment. Metal layers can be deposited on top of the passivation for
creating highly reflective (HR) coatings.
A facet must be as vertical, smooth and flat as possible in order to create
a reflector that is as close as possible to the ideal mirror with resulting mini-
mum losses [Fig. 3.7]. The state of the art literature indicates reflective dry-
etched facets for semiconductor lasers have to reach verticality within θ<±1
degree angle, RMS roughness within Sq<5 nm and flatness f<5 nm/µm for
<1 dB losses [14], [15], [16].
Figure 3.7: Quality of the dry-etched facets is determined by the verticality (a), the
roughness (b) and the flatness (c) of the surface created.
Different fabrication processes have been investigated in order to achieve
vertical, smooth and flat facets. The dry-etch facet is affected mainly by the
hard mask used for defining the etch and by the etching parameters as the
chemistry, the RF power and the temperature. A hard-mask with straight
profiles, vertical walls and low roughness is needed to provide proper facets
when etching the epitaxial structure. An optimization experiment was per-
formed in order to determine the best process for creating facets. A SiO2
layer was sputtered at room temperature on the InP wafer to create a 1 µm
thick hard mask for the facet etch; the SiO2 mask was patterned in different
ways:
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• Creating a 50 nm Cr mask patterned by:
– A negative resist lift-off (Cr LO).
– A positive resist plus a Cr wet-etch.
• Using AZ-5214 polymer as a positive resist to achieve a few degree
angle negative slope sidewalls. This provides more vertical sidewall
of the SiO2 hard-mask.
A re-flow of the resist at 110 ◦C for 2 minutes for the definition of the
chrome mask usually reduces curtain-like profiles of the oxide mask [Fig.
3.8]. A post processing treatment of the sidewalls of the SiO2 hard mask in
diluted BOE:H2O (1:10) further reduces curtain effects. A possible solution
of this issue is to define this level with an e-beam or with a deep ultraviolet
(DUV) lithography, but these options were not investigated due to the ac-
ceptable quality of the facet fabricated. The most vertical, smooth and flat
facets were achieved using the AZ resist for patterning the SiO2 mask and a
30 s exposure to 1:10 diluted BOE:H2O [Fig. 3.8]. The plasma etch for defin-
ing the SiO2 mask was always operated with CF4/CHF3 based chemistry.
A number of experiments allowed the determination of the optimal etching
parameters.
The optimization of the facet passivation layer was fundamental for re-
ducing the threshold current of the lasers developed; the initial configura-
tion had both facets protected by a ∼300 nm thick SiO2 or SiN layer and the
threshold current for a 500 µm long 2.5 µm ridge laser printed on Si was >45
mA; the last laser with optimized facet reflectors shows a threshold current
of ∼16 mA. The two facets work respectively as an emitter (partially re-
flective mirror) and as a highly reflective (HR) mirror. A SiO2 protective
passivation layer prevents the oxidation of the MQW region and must be
deposited homogeneously while keeping the roughness as low as possible
to prevent light losses due to non uniformity at the surface of the facet. The
thickness of the SiO2 layer is usually set to be neutral to the whole reflectiv-
ity of the facet with thickness t ∼ λ/2n; However in the experiments per-
formed during this work, passivation layers of thickness t<200 nm provide
reduced roughness at the emitting facets resulting in reduced losses [Fig.
3.9]. The SiO2 layer thickness was studied in order to obtain the maximum
of reflectivity when introducing a HR metal coating at the rear facet and cre-
ating a fully reflective mirror. The reflectance of the facets at 1550 nm wave-
length in air with and without an HR coating was simulated while varying
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Figure 3.8: Scanning Electron Microscope image of the SiO2 hard-mask sidewalls
after dry-etching with CF4/CHF3 based chemistry. (a) The verticality and the (b)
roughness of the sidewalls are different according to the type of mask used to pat-
tern the hard-mask. (c) The best sidewall are obtained by patterning the SiO2 hard-
mask with a AZ5214 resist mask and etching it in diluted BOE:H2O solution for
about 30 s.
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the SiO2 passivation layer thickness [Fig. 3.10] by F. Floris and M.Passoni
using the same scattering matrix model applied to other works [17], [18].
The metal layer evaporated on top of the SiO2 passivation layer is a Ti:Au
(5:110) nm and is kept fixed in the simulation. The thickness of the Ti layer
has to be thin, due to the high absorption of this material, while providing
adhesion to the Au layer. The main issue that is noticeable from the simu-
lation is that the maximum of reflectivity for the emitting facet fits the min
of the HR coated facet for a thickness of the SiO2 passivation layer at λ/2.
The simulations indicate that the highest reflectivity of the back mirror is
achieved for a SiO2 layer thickness between 50 nm < t < 100 nm. A thin
SiO2 passivation layer helps reducing the roughness at the facets while al-
lowing to use a thin Ti adhesive layer for the HR Au layer deposition. Given
the previous considerations, the thickness of the SiO2 passivation has been
set at about 100 nm to achieve the maximum of reflectivity of the HR metal
coating at the rear facet and a good reflectivity at the front facet. A thickness
of the passivation layer of ∼290 nm should provide low reflectivity of the
emitting facet of R ∼10 % with a reflectivity of R>80 % at the back mirror,
this configuration could be to implement a laser edge-coupled to the SOI
with a DBR mirror on the SOI (as described in section 2.1.4).
Figure 3.9: Facets with thick passivation layer show very rough surfaces compared
to facets covered by a thin passivation layer.
Multi mode interferometer back reflector (MIR)
The fabrication of a multi mode interferometer (MMI) reflector (MIR) was
investigated as an alternative of the HR back reflector. Different MIRs were
fabricated for different ridge width Wr of the laser. The width of the MIR
must be W ∼2·Wr [19], [20], [21]. Considering the length of the MIR can
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Figure 3.10: Reflectance dependence on the SiO2 layer thickness at the emitting
and at the rear facet when layered by an HR coating.
be approximated as L ≈ W2 this type of reflector would be not suitable
for wide multimode ridges as the resulting footprint would be quite large
for a transfer printable laser coupon; a 5 µm ridge would give a 100 µm
long MIR. In the case of a 500 µm long single mode laser of Wr<2.5 µm,
the length of the MIR is L<16 µm which does not alter much the length of
the laser coupon. The outcome of this experiment was a partial fail due
to difficulties in electrically probing the MIR section to make it optically
neutral and because of the roughness at the reflective facets at the tip of the
MIR that are not suitable for creating an effective mirror with reflectivity
comparable to that of an HR coated facet. The reflectivity of the MIR for a
2.5 µm ridges was estimated from the threshold current to be R ∼30% when
passive. R is comparable to that of a dry-etched facet in air, but way far from
the expected values simulated by Morrissey et al. of R>90 % [19].
Figure 3.11: (a) SEM image of one of the MIR structures and (b) digital microscope
image of a complete MIR for a 2.5 µm wide ridge waveguide, the reflectivity of the
MIR is comparable to that of a standard emitting facet (R ∼30%).
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3.2.5 Anchor system
A vital part of the transfer printing is the anchor system which keeps the
devices stable in place during the release from the original substrate. A typ-
ical anchor system is formed by a number of tethers arranged around the
coupon at fixed pitch that hold it to the substrate. These structures have
one end connected to the coupon and the other to the substrate (named foot
or paw). During the undercut, the coupons are subject to capillary forces
acting especially underneath them where the erosion of the sacrificial layer
takes place. This is due to the thickness of the sacrificial layer which is usu-
ally 0.5 µm to 1 µm so within the action range of these forces. It is very
important to hold the coupons steady during the undercut in order to pre-
vent defect creation at the bottom surface. In fact, especially at the end of
the release, the small pillars of remaining material of the sacrificial layer can
break under stress action and detach part of the surrounding layers creat-
ing a series of pinholes at the bottom of the coupons, the so called "pitting"
effect [Fig. 3.12]. The anchor system can be formed by a dielectric layer or
by a polymer shaped in tethers that can break easily and cleanly when the
device is picked up from the original wafer. The dielectric materials used
for the anchors are SiN or SiO2 and are recently receiving more attention
than the polymers as they offer higher control of the mechanical properties.
The polymer based materials investigated in this work are standard resists
for lithography as S1828, S1813, SPR. The S1828 has been chosen as material
for the development of the anchor system for the lasers due to the thickness
being suitable for up to 5 µm thick coupons. The stress introduced by resist
layers is usually lower than the flexural strength of the InP coupons, how-
ever thick resist layers can introduce stress that deform the coupons and
create defects at the released surface as described above. The material can
be patterned by UV lithography and is made stiffer and more brittle by a
hard-bake at 125 ◦C. A suitable anchor system for the devices involved has
been engineered starting from an investigation of different tether shapes,
dimensions and configurations [Fig. 3.13] [22].
The tether must be easy to break while holding the coupon stable to the
substrate, a high number of small tethers is then preferable to few big teth-
ers that offer bigger lever to the coupon and then lower stability when the
coupon is subject to forces. The experiments show few important guidelines
to be followed when designing a new anchor system. First, the number of
tether depends on the area of the coupon in order to withstand different cap-
illary forces; second, the tether must be shaped as a large foot with a thinner
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Figure 3.12: (a) Digital microscope images of stress induced pillars created on
the released area of the substrate after undercutting a coupon encapsulated with a
stressed layer. The same defects are present at the bottom of the released coupon.
(b) clean surface achieved after the undercut of a coupon encapsulated by a stress
free layer. [22].
Figure 3.13: Optical microscope images of 60 µm and 40 µm wide laser coupons
having different anchor geometries. (a) A tether with a large end (paw) ensures
better adhesion to the substrate and breake close to the coupon. (b) long straight
tethers can retain flaps which create high level of debris and disturb the printing.
Designs (c) and (d) offer the largest paw resulting in cleaner breakage of the tether
with lower debris formation [13]. (d) A large connection to the coupon offers higher
stability during the undercut, however, the tether can be more difficult to break.
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connection to the coupon for easy breakage of the tethers to facilitate the
pick-up of the devices. Creation of strong adhesion gradients along the teth-
ers allows them to break in the desired location, which is usually as close as
possible to the coupon as this prevents flap and debris creation which could
affect the printing. Third, the thickness of the polymer should be increased
with the thickness of the coupon to prevent resolution issues in the lithog-
raphy due by large step height between feet and top of the coupons.
Of the different tether arrangements initially tested for 500 µm long and
60 to 80 µm wide coupons with 1 µm thick sacrificial layer, the best con-
figuration was given by a tether spacing of 40 µm with 15 µm wide tethers
tapered to 5 µm at 10 µm distance to the coupon and by using the largest
foot anchoring area [Fig.3.13(d)]. These parameters provided the best adhe-
sion to the InP substrate, good stability during the undercut, good transport
of the etchant beneath the coupons, easy and clean breaking of the tethers
during the pick-up step. It is important to mention that all these anchor
systems were hard-baked, it was later discovered that hard-baked anchors
become stiffer and more brittle and consequently they can be larger than
those that have not been hard-baked. The effects of hard-baking were stud-
ied for some “laser type” coupons 80 µm wide with length between 550-750
µm. Another purpose of the experiment was to explore the limits of the
tether contact area versus breakage. The tethers were fabricated in a gob-
let shape of 15 µm width for enhanced stability of the coupon during the
undercut provided by the large connection to the coupon. The shrinkage
point was kept to 2.5 µm and was positioned 5 µm far from the coupon [Fig.
3.14(a-c)]. It was noticed that the hard-bake re-flows the resist making the
tethers thicker in the shrinkage, but more brittle at the same time. The yield
in pick-up was measured at y<10 % before hard-baking due to the tethers
being too large and hard to break. No pitting effect was noticed under the
coupons. The same structures after the hard-bake showed a 100 % yield in
pick-up and still no pitting at the bottom. In this case the anchors broke cre-
ating some small stiff flaps which prevented the direct print to a Si substrate
at room temperature. The higher stiffness was produced by the hard-bake.
The print on a 1.2 µm Intervia [23] was successful anyway. Consequently
the engineering of the anchors is fundamental to prevent flaps disturbing
the printing steps and hard-baking of the tethers is not advisable. The me-
chanical properties of the tethers can change in time due to hygroscopic
property of the material and solvent evaporation. In order to keep the re-
sults of the experiment consistent is always advisable to define the anchors
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only few days before the transfer printing.
Figure 3.14: (a) Image of the tether used to explore the dimension limits and the
hardbake effects. (b) The tethers before hard-bake are disconnected in the upper
part of the shrinkage offering a weaker breakage point. (c) The hard-baked tethers
reflow creating a more bulky tether which however breaks easily due to increased
brittleness.
The different fabrication runs of the lasers were exploited for exploration
and improvement of the tether design. One of the designs optimized is
reported in Fig. 3.15(a), it shows a tether with different sections of different
areas, this layout creates adhesion gradients along the tether during pick-
up favouring the breakage in a particular location Fig. 3.15(b). This type of
tether offers multiple breakage points along the tether, if the tethers fails to
break in the first expected location, another two breakage points with higher
adhesion to the substrate gradients are offered to the tether. These tethers
tolerate large step heights and do not need any hard-bake. Fig. 3.16 reports
three different anchor designs (Design 1, 2 and 3) defined on a layer of S1828
resist deposited on coupons having a ∼4 µm and a ∼6 µm step height to
the substrate. The tethers defined on the larger step height lose resolution,
but still break correctly during the pick-up step. Design 1 gives the best
yield in pick-up, if the tether does not break at the coupon as expected, it
breaks at the shrinkage of the tether which in this case is the narrowest of
the three designs with a 2 µm wide section. In the case the breakage fails at
the shrinkage, the adhesion gradients provide more chances for fracturing
the tether without creating big flaps. The design 2 has a shrinkage of 3 µm
and the largest paw, it offers similar pick-up yield to design 1. Some paws
are picked up with the tether as the shrinkage is wider than 2.5 µm. Design
3.3. InGaAs and InAlAs release technologies 71
3 has a wider connection to the coupon of 8 µm and a 5 µm wide shrinkage
plus a graded paw; it can be picked up with good yield, but partial pick-up
of the paw is likely to happen due to the smaller adhesion gradient between
the shrinkage and the paw. Uneven breakage of the tethers can be due also
to tethers which connect to the coupon with a V-shape. This can cause the
anchors at one side of the coupon to be thinner than those on the other side
producing uneven breakage of the tethers. The solution to this issue is given
by adding a 2.5 µm long rectangular section to the tether at the connection to
the coupon. The width of the tether at the connection to the coupon must be
kept in the range of 5-8 µm. All the designs studied allowed good transport
of the etchant beneath the coupons.
Figure 3.15: (a) Diagram of the engineered anchor structure. (b) The adhesion
profile given by the tether shape allows break the tether in the desired spot, if the
1st breakage spot fails a 2nd and a 3rd breakage points help reducing flap creation.
3.3 InGaAs and InAlAs release technologies
In µTP, a sacrificial layer usually positioned between the epitaxial structure
and the substrate can be eroded by immersing the chip in a wet-etching
solution. An oxidation-reduction selective chemical reaction consumes the
sacrificial layer while preserving the surrounding layers. One of the ele-
ments in the solution oxidizes the sacrificial semiconductor material and
the other remove the oxide. Wet-etching of the sacrificial layer has been
investigated in order to obtain released devices with flat and smooth bot-
tom surfaces suitable for direct printing to the new substrate. The etch
rates along different crystal directions of the release layer and the selectivity
over InP were investigated first for an InGaAs/InP release structure with
a 1 µm thick InGaAs sacrificial layer using different etching solutions. An
iron chloride based solution demonstrated the highest selectivity to the InP
72 Chapter 3. Transfer printing of InP lasers
Figure 3.16: Comparison of the three main anchor structures studied to control
the breakage, going left to right are reported the (a) design layout, (b) the tethers
defined on a ∼4 µm step height, (c) on a 6 µm step height and (d) the result after
the pick-up of the coupons. [22].
at low temperature and was then tested on a InAlAs/InP release structure
demonstrating improved selectivity as reported in the next two sections.
The InGaAs/InP release structure shows crystallographic dependent etch
rate along the <010> and <001> directions, then proper flatness and rough-
ness for adhesive-less print up to 80 µm wide coupons can be achieved if the
coupons are arranged at 45 degrees to the major axis. If the ridge waveg-
uide needs to be aligned along the <011> directions, as in conventional laser
processing, then the release takes several hours with added dishing of the
released InP surface. On the other hand the InAlAs release structure offers
isotropic and higher etch rate and consequently a higher selectivity to InP.
In this case wider coupons can be accommodated and undercut along the
desired orientation on the wafer [5].
3.3.1 InGaAs/InP release structure
Experiments to determine the InGaAs/InP etch parameters have been con-
ducted on a number of wafers containing an InGaAs layer between the sub-
strate and the lower layer of the epitaxial structure. The wafers were pro-
cessed to create a pattern of rectangular coupons (mesas) of 500 µm in length
and with different widths (from 40 µm to 120 µm) arranged at 45 degree an-
gle to the major axes of the crystal [Fig. 3.17(a)]. Such a layout allows the
exploitation of the anisotropic behaviour of the etchant [24] while giving an
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etch front that retains the rectangular coupon profile. The even evolution of
the etch front reduces uneven stress on the coupon due to capillary forces
during the undercut and prevents formation of defects at the bottom sur-
face of the coupons [13]. The etch rates along different crystal directions of
the InGaAs release layer and the selectivity over InP were investigated for
different etching solutions as indicated in table 3.2.
Etchant Chemical Er(InGaAs) Er(InP) S
composition nm/min nm/min -
Phosphoric H3PO4:H2O2:H2O (1:1:8) 315 0.4 787
Sulphuric H2SO4:H2O2:H2O (3:1:1) 480 15 <50
Citric C6H8O7:H2O2 (7:1) 175 0.3 585
Tartaric C4H6O6:H2O2 (1:1) 300 0.6 500
Chrome-etchant HClO4:NH4:Ce6NO3 (1:1:2) 650 4 125
Iron Chloride FeCl3:H2O (1:2) 1330 1.8 735
Table 3.2: Etching properties for different solutions tested with the InGaAs/InP
release structure.
The tests showed the highest lateral etch rate of InGaAs is obtained with
the FeCl3 based solution along the <010> and <001> crystal planes and is
1330 nm/min at 18 ◦C. The selectivity, S, has been calculated as the ratio be-
tween the lateral etch rate of InGaAs and the vertical etch rate of InP along
the <100> crystal planes. The best selectivity at 18 ◦C is given by the phos-
phoric based solution and the FeCl3:H2O respectively at S = 787 and S = 735.
Sacrificial mesas which were 5 µm longer and wider than the other coupons
and without anchor system were used to monitor the etch progress during
the undercut. The etch rate and selectivity were studied for temperatures
in the range of 1-18 ◦C [Fig. 3.17(b)] as the FeCl3:H2O selectivity has been
reported to increase at lower temperatures [24]. A cold-tunable plate was
used to keep the temperature constant during the etching with an accuracy
of ±0.1 ◦C. When the bath temperature is decreased from 18 ◦C to 1 ◦C
the etch rate of InGaAs decreases almost linearly to 160 nm/min along the
<010> and <001> planes. Nevertheless, there is an increase in the selectivity
to InP by a factor 2 at temperatures between 2 ◦C and 12 ◦C which results in
released surfaces with improved flatness and superficial roughness allow-
ing the release of wider coupons. As a result the profile of a 60 µm wide
coupon at the bottom has a deviation from flatness of less than 20 nm and
a RMS surface roughness Sq=2.2 nm. This allows the undercut of a 60 µm
wide coupon in approximately 50 minutes at 8 ◦C. At temperatures lower
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than 1 ◦C the transport of the etchant beneath the mesas reduces and some
solid residuals are generated due to FeCl3 precipitation and ice formation
affecting the etch homogeneity and the resulting cleanliness of the sample.
The precipitation phenomenon is linked to the lower solubility threshold of
FeCl3 in deionized water as the temperature decreases. The homogeneity of
the iron chloride solution can be improved by filtering it from undissolved
particles remaining at the end of the preparation. The erosion of the resist
tethers is negligible in the temperature range studied.
Figure 3.17: (a) Coupon arrangement with respect to the crystal planes of the
wafer; the <010> and <001> crystal planes are at 45◦ to the major axis. (b) Etch-
rate of FeCl3:H2O (1:2) for InGaAs along <010> and <001> planes and the related
selectivity to InP for bath temperatures in the range 1-18 ◦C. [13].
3.3.2 InAlAs/InP - InGaAs/InP comparison
In this section the InAlAs material is characterized as an alternative lattice-
matched release layer to InGaAs for InP devices. We show that in this case
the etching provides higher selectivity to InP with much less dependence by
the release etchant on the crystal orientation. This enables the orientation of
the devices along the primary crystal axes and the release of wider coupons
without penalty.
Two epitaxial structures were grown by MOVPE on (100) perfectly ori-
ented InP substrates (+/- 0.1 degree angle) for the purposes of comparing
between the different etch release layers. Each release layer (InGaAs, In-
AlAs) was 500 nm thick, n-doped (1x1018 cm−3) with layers of InP adjacent
to the release layer. The overgrowth of the InAlAs layer commenced with a
thin (10 nm) InGaAs layer to avoid aggregation issues and improve the mor-
phology of the InP [9], [10]. Rectangular and circular coupons ranging from
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40 µm to 400 µm in width and 50 µm to 500 µm in diameter were realized.
The rectangular coupons were orientated at 0, 45, and 90 degrees angle with
respect to the major flat of the crystal. Such a layout allowed the detection
of preferential directions of the etching [24] while giving an etch front that
retained the coupon profile. The even evolution of the etch front prevents
the formation of defects at the bottom of the coupons. The coupons were
fabricated using the sequence shown schematically in [Fig. 3.18]. An initial
mask of SiO2 is deposited, patterned and etched to just above the release
layer (1). SiNx is then deposited (2) in order to encapsulate the sidewalls of
the coupons, which prevents the coupon material from being etched during
the undercut step. The SiNx is patterned (3) with a slightly wider profile
in order to keep the sidewalls of the coupon protected. The encapsulated
coupon is wet-etched to just above the release layer (4). A SiO2 passivation
layer is deposited (5) and patterned as a grating like structure around the
coupons. This (as seen in 3.2.1) serves to further encapsulate the coupon
and define its base with respect to the release layer. After the SiO2 layer
is etched (6) the grating structure is etched through the release layer into
the substrate to a depth of ∼500 nm (7). Resist anchors 2.8 µm thick are
patterned by lithography to restrain the coupon to the substrate during the
undercut. The previously defined grating structure prevents resist from en-
tirely covering the sidewalls and blocking exposure of the sacrificial layer
while providing to the etchant a starting point for the undercut of the de-
vice. Finally, the undercut (8) produces a chip of suspended coupons ready
for transfer printing to the target substrate (9).
The etching experiments were conducted on both round and rectangu-
lar coupons. The selectivity, S, has been calculated as the ratio between
the lateral etch rate along the (011) and the (011) crystal planes of the sac-
rificial layer and the vertical etch rate of InP along the <100> crystal axis.
The etch properties were studied in the temperature range of 1-20 ◦C [Fig.
3.19(a)], a cold-tunable plate was used to keep the temperature constant
during the etching experiments with an accuracy of ±0.1 ◦C. The InGaAs
based coupons were etched for 30, 60, 120, 240 and 360 minutes and the
InAlAs coupons were etched for 15, 30, 60 and 120 minutes. Figure 3.19(b)
shows the comparison of the etch depths along the <011> crystal direction
as a function of time for the two different sacrificial layers. The etch rate is
similar along the <011> direction.
The first aspect to note is that the etch rate by the FeCl3:H2O solution for
InAlAs is over a factor of four higher than that of InGaAs during the first
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Figure 3.18: Schematic of the coupon fabrication process for µTP with steps 1 to 9
as described in the text. The inset (upper right) shows completed tethered coupons
prior to µTP. The orange features around the rectangular coupons are the resist
tethers while the light green areas between the tethers is the grating structure on
the sacrificial layer where the etching starts. [5].
Figure 3.19: (a) Etch rate of FeCl3:H2O (1:2) for the 500 nm thick InAlAs sacrificial
layer and its selectivity to InP at different bath temperatures. (b) Comparison of
etch depths along the <011> crystal directions as a function of time for 500 nm
thick InGaAs and InAlAs release layers at 6 ◦C bath temperature. [5].
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60 minutes of etching, when measured along the <011> crystal direction, at
6 ◦C temperature. The selectivity can be further increased to over 4000 at
lower temperatures. It is however desirable to etch at temperatures higher
than 1 ◦C in order to avoid precipitation of the FeCl3 inside the iron chloride
solution as this could lead to a drastic reduction of the etchant transport and
the unwanted creation of debris which could affect the print of the devices.
The etch rate after 60 minutes starts to decrease gradually due to reduced
transport of the etchant under the coupons. A second difference between
the etched layers is the crystallographic dependence for the evolution of
etch front [Fig. 3.20(a-d)]. The InGaAs based coupons have a high crys-
tallographic dependence on the etch rate with preferential etching along
the (001) and the (010) crystal planes whereas the InAlAs based coupons
show negligible crystallographic dependence. In the case of the rectan-
gular coupons oriented along the (011) or (011) planes the InGaAs based
coupons show etching from the corners along the (001) and the (010) crys-
tal planes creating a diamond like structure whereas in the InAlAs based
coupons show no crystallographic dependency etching evenly around the
coupon. Again the undercut etch rates along and at right angles to the (011)
plane are over four times higher than those measured in the InGaAs based
coupons.
The impact of the higher etch rate and reduced crystallographic depen-
dence on the smoothness and flatness of the coupon surface was further
investigated. This was done by examining the coupon site or "stub" after
undercut and removal of the coupon. In fact, the coupons are very thin and
can be deformed by the presence of the dielectric and resist layers whereas
the stub is not. Figure 3.21 shows the cross section of the stub for 110 µm
wide and 800 µm long rectangular coupons orientated parallel to the major
axis sitting on InGaAs and InAlAs sacrificial layers and completely under-
cut. The cross-sectional profiles were measured across the long axis of the
coupon, at the centre, at 200 µm and at 380 µm from the centre of coupon.
The InGaAs coupon was undercut for six hours while the InAlAs coupon
only required one hour for complete release. A significant difference be-
tween the flatness of the coupons is apparent at the centre of the coupon.
For the InGaAs based coupons, a height difference of up to 100 nm from the
middle of the coupon to the edge is measured. This can be reduced to 30 nm
if the coupons are orientated at 45 degrees to the major axis since the under-
cut time is much reduced. However, this orientation for the coupon may
not be suitable for some other processes. Note that this height difference is
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Figure 3.20: Comparison of the etch fronts for circular and rectangular coupons on
a InGaAs and a InAlAs release layers partially undercut in FeCl3:H2O (1:2) at 6 ◦C
and peeled off by tape. It is possible to observe the profile of the remaining part of
the sacrificial layer. (a) Circular and (b) rectangular coupons with InGaAs release
layer after 120 and 360 minutes etch time show a crystallographic dependent etch
front. Similar InAlAs based coupons (c, d) show an isotropic etch profile after 60
minutes. [5].
reduced towards the front of the coupon due to the release layer being un-
dercut earlier at these locations. The height difference from the centre to the
edge in the InAlAs coupons is less than 10 nm for a 110 µm wide coupon.
The nominal roughness of the stub surfaces, expressed by the root mean
square value (RMS), was measured by atomic force microscope (AFM) to be
<9 nm in the case of coupons including an InGaAs sacrificial layer etched
for 240 minutes and <2 nm for coupons with the InAlAs sacrificial layer.
The roughness increases with the etch duration.
To demonstrate the impact of the flatness of the bonding surface of the
coupon on the transfer print process, coupons of identical size with an In-
GaAs and a InAlAs sacrificial layers were released from the original sub-
strate and transfer printed on a quartz substrate. The coupons were picked-
up from their native substrates using a flat piece of polydimethylsiloxane
(PDMS). The PDMS was then pushed gently against a quartz wafer heated
to 90 ◦C for one minute. The quartz substrate was then observed through the
bottom to inspect the contact between the mating surfaces. Figure 3.22(a,b)
shows two arrays of coupons printed on a quartz substrate, one was re-
leased from an InGaAs sacrificial layer and the other from an InAlAs sac-
rificial layer. The contact area at the bonding surface is clearly reduced for
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Figure 3.21: Plot of the profiles for the stubs from 110 µm wide and 800 µm long
coupons including InGaAs and InAlAs release layers. The profiles have been mea-
sured at three different positions along the stub, at the centre, at 200 µm and at 380
µm from the centre along the coupon. [5].
the coupons with the InGaAs sacrificial layer due to dishing of the surface
caused by prolonged exposure to the etchant, confirming the measurements
made at the profilometer Fig. 3.21.
Figure 3.22: Microscope images of the bonding interface of coupons with (a) an In-
GaAs and (b) an InAlAs sacrificial layer transfer-printed on a quartz substrate. The
coupons with an InGaAs sacrificial layer show reduced adhesion area (grey area)
due to dishing of the bonding surface, some air gaps are visible (lighter coloured
areas) along the edges of the coupons due to poor flatness. The coupons released
from a InAlAs sacrificial layer show a monochrome grey-color bonding indicating
a flat contact with the quartz substrate. [5].
If one is relying solely on Van der Waals forces for the purposes of bond-
ing, then the flatness and the roughness of the coupons are paramount for
good and reliable adhesion. Differences in height can be accommodated by
using a thin layer of Benzocyclobutene (BCB) but this excludes the use of
direct electrical contact to a substrate and adds an addition step to the µTP
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process. Using InAlAs as a release layer is shown to have significant ad-
vantages over that of the InGaAs release system in terms of release speed,
crystallographic dependence, coupon flatness and roughness. To validate
InAlAs as a sacrificial layer suitable for the release of InP devices with high
quality surfaces, a chip of etched facet ridge lasers with high reflective coat-
ing at one of the facets was fabricated on a epitaxial structure including an
InAlAs release layer. Some of the lasers were then adhesive-less transfer
printed both manually and at the transfer-printer, at room temperature, to
a Si substrate demonstrating unvaried electro-optical performances before
and after print [5]. Figure 3.23(a, b) shows the light current characteristics
and the lasing spectrum of such devices powered in continuous wave mode.
The lasers before and after transfer have similar threshold current, at about
19 mA at 20 ◦C (Fig. 3.23(a)). The main emission peak is at about 1554 nm
wavelength at room temperature before and after print. The free spectral
range of the resonator is at ∆λ = 0.66 nm as expected for a 500 µm long
Fabry-Perot resonant cavity.
Figure 3.23: Light current characteristics at 20 ◦C for a laser using the InAlAs layer
in its release structure, before and after µTP to a Si substrate (a). Lasing spectrum
of a printed device (b). [5].
3.4 Transfer printing of the lasers
The lasers fabricated were transfer-printed to different substrates [Tab.3.3]
first manually, with a PDMS bulk using a tweezer, and at the transfer printer
(model MTP 177). The PDMS bulk is usually of mm scale size in order to be
handled with the tweezers and it collects all the lasers touched on the source
chip, allowing only parallel transfer printing of the devices. The devices
transfer printed with the tool were picked-up only with a pre-patterned
single-post PDMS stamp allowing µTP of single devices and the creation
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of arrays by sequential µTP. Devices that print manually, print at the trans-
fer printer in >90 % of the cases. The manual print is used as a prelimi-
nary test to evaluate the pickability of the devices from the starting chip
and the printability of the devices to a specific substrate, before moving to
the transfer-printer.
Devices have been printed in direct contact to the substrate or with an
adhesive intermediate layer (sections 3.4.1, 3.4.2). The 3.5-µm-thick laser
coupons were adhesive-less printed onto the substrate in the range of tem-
peratures 18 - 110 ◦C. The highest yield of correctly printed devices is ob-
tained at the highest temperature. Printing temperatures higher than 110 ◦C
cause the resist to re-flow affecting the printing. Printing on adhesive lay-
ers is usually performed at room temperature or below 80 ◦C to prevent the
adhesive layer (e.g. BCB or Intervia) to re-flow and the coupon to sink in
it being misaligned. The printing on glass or quartz transparent substrates
allowed monitoring of the flatness of the bottom surface of the coupons and
the bonding to the substrate in order to optimize the process parameters.
When the surfaces are sufficiently flat, no shadowed areas or interference
fringes are visible through the glass [Fig. 3.24]. In this case the coupons are
bonded to the substrate by Van der Waals forces which are strong enough
to permit subsequent processing steps and electrical probing without hav-
ing the coupons moving from the original site. The adhesive-less printing
of coupons with deviation from flatness of >30 nm over 30 µm results in
a lower yield of printed devices due to reduced contact area and adhesion
between the device and the substrate. This would lead to a decrease in the
thermal sinking. After the printing step, the resist is removed by oxygen
plasma and/or solvents. The highest yield of adhesive-less printed devices
was achieved on bare Si and on a Si substrate coated by a Ti : Au (10 :
100)nm thick layer. The Au layer offers thermal connection of the device to
the substrate and can be used as a thermal via to channel the heat produced
by the device in operation somewhere else. Issues related to Au diffusing in
the semiconductor [25] seems to have negligible effects on the electrical per-
formance of the lasers as the current voltage characteristics of the laser are
very similar for devices printed on different substrates. It is anyway possi-
ble to mitigate diffusion by coating the Au layer with a thin layer of Pd, the
device performance result unaltered by this additional layer. The contami-
nation of the substrates associated with the µTP process is mainly related to
the debris created during the wet-etch undercut and to a clean breakage of
the anchor system during pick-up (as mentioned in the previous sections).
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The alignment of the devices on the receiving substrate was not required
for adhesion and thermal evaluation. The alignment of the laser to the SOI
was achieved with the transfer printer by visual check. Pattern recogni-
tion software and alignment markers were not used during the alignment
as the pattern recognition system was out of order during the experiments.
No alignment metrology has been studied during this thesis as the num-
ber of devices integrated on each substrate during this work (<20 devices)
was suitable only for indication on the yield of the transfer printing process,
>50 devices are usually required for metrology evaluation of the transfer
printing process. The evaluation of the adhesion of printed coupons to a
hosting substrate was evaluated mechanically by pushing the coupons side-
ways with the electrical probes, the adhesion was considered adequate for
the process when the coupon breaks before moving from the printing spot
(rupture test).
Substrate intermediate layer adhesive layer
Bare Si (500 µm) - -
Si (500 µm) Ti : Au (10 : 150) nm -
Si (500 µm) SiO2 (50 nm) -
Si (500 µm) SiO2 (1 µm) -
Si (500 µm) - BCB (50 nm)
Si (500 µm) - BCB (1.2 µm)
SOI (Si:770 µm) Si (220 nm) / SiO2 (2 µm) -
SOI (Si:770 µm) - -
AlN (650 µm) - -
AlN (650 µm) - BCB (60 nm)
Glass slide (2 mm) - -
Quartz (500 µm) - -
Table 3.3: InP lasers and dies were printed different substrates, mostly manually,
but also at the transfer printer, on intermediate or adhesive layers. The adhesive
layer is always deposited on top of the substrate or on the intermediate layer de-
posited on a substrate.
3.4.1 Adhesive-less printing
The adhesive-less printing of a device to a new substrate has been devel-
oped starting from previous works dealing with direct bonding of III-V to
SOI; particular reference was given to integration by wafer or die bonding
techniques. One of the main methods used for enhancing the adhesion at
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Figure 3.24: InP coupons manually printed on a glass slide, the coupons on the
right side were not correctly bonded to the glass, interference fringes were due by
an air lamina at the bonding interface.
the bonding interface is the O2 plasma assisted bonding which was previ-
ously developed for creating SOI wafers at low temperature [26], [27]. In
this strategy the Si and III-V bonding surfaces need to be perfectly clean
of native oxides, then a thin layer of SiO2 is created by exposing the sur-
face to an O2 plasma treatment (O2 plasma activation). During this step the
surfaces are converted from hydrophobic to hydrophilic by the oxide layer
which has an high density of -OH groups. Then the two activated surfaces
are put in contact at room temperature and the Van der Waals forces en-
sure the initial bond. An annealing step at about 300 ◦C while applying a
pressure of the order of MPa for a couple of hours increase the adhesion
to rupture test level due to the formation of covalent bonds at the bonding
interface. The gases produced in the reaction can accumulate creating voids
at the interface and reducing the adhesion, the usual strategy in this case
is to create some outgassing vertical channels in the SOI and to the porous
buried oxide layer [28].
In transfer printing to silicon, the surface can be cleaned by any native
oxide with a wet-etch exposure to the HF based BOE (5:1) solution for about
5 s. Then the sample is exposed to an oxygen plasma activation for about 2
minutes at 50 W. The coupons released from the original InP substrate must
be transfer printed as soon as possible to the hosting substrate. The stubs
on the original InP substrate resulting after the undercut of the coupons
have surface properties specular to the bottom surface of the released de-
vices. The surface flatness and roughness of the stubs and the hosting sub-
strates were determined at the profilometer [Fig. 3.21] and at the atomic
force microscope (AFM) [Fig. 3.25]. In the case the sacrificial layer is InAlAs
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buffered to the InP with a thin InGaAs layer, the resulting etched surface is
slightly better than the surface of the stub on the substrate side. This is due
to the slower etch rate of the iron chloride for InGaAs and the consequent
reduced exposure of the InP to the etchant, especially on wider coupons.
Figure 3.25: AFM-Amplitude images of the surfaces of the stubs, "amplitude"
representation. (a) Devices with an InAlAs sacrificial layer result in flatter and
smoother surfaces than those (b) with an InGaAs sacrificial layer. (c) The Si surface
becomes rougher (d) when coated with a Ti:Au layer, however Sq is still good for
adhesive-less printing.
If the roughness and the flatness of the III-V bonding surface are within
certain limits adhesive-less print can be achieved. It was empirically deter-
mined that the Van der Waals forces ensure the first bonding at the interface
if the flatness is f≤0.5 nm/µm and the RMS roughness is Sq<2.5 nm (com-
parable to that of an epitaxially-grown layer), for coupons up to 120 µm
wide. However low flatness and roughness are not enough to ensure the
adhesive-less print can be achieved. In fact, aggregation issues at the inter-
face between the sacrificial layer and the n-InP can produce defects at the
n-InP bottom surface, visible at the AFM after the undercut [Fig. 3.26(a)].
Protrusion type defects can be high enough to reduce the contact area at the
bonding interface preventing the adhesive-less print [Fig. 3.26(b)] while be-
ing sparse enough to not change the values of Sq sensibly. As already seen
in the previous sections the dishing of the surfaces due to low selectivity
can be a factor which leads to reduced contact area at the bonding interface
preventing the direct print of a coupon to a flat substrate [Fig. 3.27(a, b)].
After the adhesive-less printing, the anchors can be removed and the
adhesion can be enhanced through an annealing at 300 ◦Cand low pressure
(see section 3.4.3). Devices were printed, both manually and at the transfer
printer, in direct contact to silicon [Fig. 3.28] and SOI substrates (top Si layer
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Figure 3.26: (a) AFM amplitude and (b) profile along one of the protrusion of the
released surface on the n-InP side of the coupon. In this case the printing yield was
very low (<5 %) and the nominal roughness Sq was just above 3 nm.
Figure 3.27: (a) AFM 3D-diagram of the released surface of a coupon with an
InGaAs sacrificial layer oriented along the major axis of the wafer and (b) profile of
the central cross section of the coupon. In this case the yield of printed devices is
null due to high dishing of the bonding surface of the coupon.
and Si substrate), to gold coated Si [Fig. 3.29], to glass, SiO2 and to ceramic
AlN substrates.
3.4.2 Print with adhesives
Direct printing on the target substrate usually requires an enhancement ad-
hesion step at 300 ◦C. In many cases could be desirable not to heat up the
integration platform. In this case, or when flatness and roughness of the
surfaces fall out of the limits imposed by adhesive-less transfer printing, an
adhesive layer can be applied to hold the printed coupons in place. The ad-
hesive layer is usually made of thermoplastic, elastomers or thermosetting
materials. Thermoplastic and elastomer materials re-flow when heated so
are not suitable for post-integration processing and for holding the coupon
precisely in position; thermosetting materials become stable after curing. In
this work the integration of a known good die it has been explored on pro-
prietary thermosetting materials as Benzocyclobutene (BCB) and Intervia.
These materials crystallize after curing at temperatures in the range 150 -
340 ◦C for BCB [Fig. 3.30] and 175 - 200 ◦C for Intervia. No byproducts
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Figure 3.28: (a) SEM image of an array of 4 lasers printed manually on a Si sub-
strate. (b) The SEM image of a focused Ion Beam (FIB) cross section of the ridge
region shows defect free bonding between the laser and the Si substrate.
Figure 3.29: (a) Top view of two laser coupons printed manually on an Au coated
Si substrate. The various components are illustrated. (b) A Focused Ion Beam (FIB)
cross section of the ridge region shows defect free bonding between the laser and
the Au coated Si substrate. [13].
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are formed after curing the material, so that the adhesion at the bonding
interface creates a full contact.
Figure 3.30: The extent of BCB cure as a function of temperature and time [29].
The advantage of BCB over Intervia is given by its wide use in electron-
ics, so all its thermal and electrical properties are well known. On the other
side Intervia is a quite relatively new material with many physical prop-
erties still to be determined, however it can be cured faster at lower tem-
perature and offers a lower thermal conductivity verified experimentally at
σ ∼0.6 W/m·K. However, when working with Intervia it is important to
consider that the layer thickness shrinks down after cure potentially mis-
aligning the device to the printing spot. Devices have been printed on lay-
ers of BCB and Intervia spun with different thickness on different type of
substrates, both manually and at the transfer printer. The printing has been
performed at room temperature to prevent the devices sinking in the adhe-
sive layer. The flatness of the coupons on the adhesive layer can be assessed
by measuring the profile height at the nose the tail and in the centre of the
coupons. The thickness of the adhesive layer needs to be taken in high con-
sideration when designing the layout of the integrated device as it can affect
the alignment along the vertical axis and the thermal performance. In fact,
due to the dielectric nature of the adhesive layer these materials are usually
thermal insulators and their thickness can affect the thermal sink of the de-
vices in operation. As reported in the next chapter (section 4.3), enhanced
thermal sink can be achieved by using thin thermally insulating adhesive
layers.
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BCB or Intervia are usually in liquid state and they can be spun on the
chip to create a layer of calibrated thickness by changing the spinning pa-
rameters and by diluting them with solvents. Layers as thin as 50 nm can
be achieved with proper dilution. Spinning of liquid adhesives can be a
problem when printing inside recesses due to accumulation of the material
inside them, so a spray coating is more appropriate in this case. The applica-
tion of a nanometer scale thin vapor coated hexamethyldisilazane (HMDS)
layer inside the recesses on the SOI has proven a 100% high yield in print-
ing as observed when printing an array of 20 devices on an Au coated Si
substrate.
The adhesive layers can be defined only in the desired spots or left all
over the chip and removed later if desired. The devices can then be printed
on the target spot and the polymer anchors removed. The final step is the
curing of the adhesive layer to make it stiffer, stable, resistant to external
agents and to achieve maximum adhesion of the device to the substrate.
3.4.3 Post printing treatments
Post printing processing should be reduced to minimum, every post inte-
gration process step involves the hosting platform rising the risk of dam-
aging it and the complexity of the fabrication process. The pre-fabrication
of the devices reduces post printing processing to minimum and it allows
testing the devices before integration, only the polymer anchors removal
and some thermal treatment for the adhesion enhancement or for curing
the adhesive layer are required. The polymer anchor removal is usually
achieved by isotropic dry-etch under oxygen plasma and it can take up
to several hours according to the polymer thickness and the power of the
plasma etch. It is important to underline that a too high power of the etching
could harden the polymer of the anchors making more difficult its removal
or lead to heating issues that could affect the device or the hosting platform.
Another possible option is to apply liquid solvents (Acetone or Isopropyl
alcohol (IPA)) on the printed devices with the aim to melt and remove the
anchors. An interesting new strategy for the removal of the anchors is de-
scribed in the next section.
Reduction of post printing processing of the devices to minimum could
be particularly beneficial when integrating to silicon photonics or highly
dense populated PICs as a failure in one of the processing steps could affect
the whole platform wasting a lot of expensive work previously done. Other
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post-printing processing steps are the enhancement of the adhesion of the
coupon to the hosting substrate and the deposition of metal pads for elec-
trical connection of the device to the hosting platform. The development of
such electrical connection has not be considered in this work as the devices
were electrically contactable with standard needle probes on their original
pads.
Anchors removal by acetone gas-vapour
Once the devices are printed a great amount of time can be spent to re-
move the polymer anchors at the oxygen plasma etcher used at low power.
Immersion of the printed lasers in liquid solvents could also lead to surface
tension that could deteriorate the quality of the adhesion to the hosting sub-
strate. An alternative method developed during this work consists in using
acetone gas-vapour in quasi-controlled amounts. In this case the anchors
are removed in less than 30 seconds [Fig. 3.31(a)], a last finish at the plasma
etcher helps get rid of any eventual stain or polymer remnant. This tech-
nique was experimented only manually by squeezing gently the acetone
bottle and avoiding the liquid to come out. The vapours of acetone have
been observed to also remove soft baked BCB for devices printed on that
adhesive layer. After the adhesive layer has been exposed to the acetone
gas-vapour, it can be also exposed to small amount of liquid acetone and
be thinned down gradually without observing, with a digital microscope,
any appreciable lateral displacement of the coupon at the micron scale [Fig.
3.31(b)]. In this case the adhesive layer was thinned down to nanometer
scale under most of the device area. This technique has proven to be valu-
able on printing stressed coupons in contact to the substrate allowing them
to reach the same thermal impedance of an adhesive-less printed device
[Fig. 3.32(a-c)]. When using this technique there is no need of patterning
the adhesive layer as it can be removed outside the printing area during or
just after the anchor removal, the time required for removing the anchor is
also strongly reduced. Another advantage is that the acetone jet can be di-
mensioned and directed in a particular spot not affecting the surrounding
polymer objects. However, an optimization of the process and the creation
of a proper tool for applying this technique would be required beforehand.
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Figure 3.31: (a) Lasers printed manually on a 50 nm thick BCB layer deposited
on SOI after 10 s acetone gas exposure, the anchors are completely removed and
the BCB starts dissolving around the coupons. (b) Same lasers after liquid acetone
exposure, the anchors and the underlying BCB have been thinned down to a few
nm.
Figure 3.32: (a) SEM of an FIB-cross-section of a laser at about 10 µm far from
the edge for a coupon printed manually on ∼700 nm thick BCB. (b) Zoom on the
FIB-cross-section. (c) FIB cross section of a laser printed on the same substrate and
exposed to vapours of acetone and later to liquid acetone for about 10 s. Some
BCB is still present at the edge of the coupon probably due to short exposure to the
acetone. The process still needs to be optimized.
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Adhesion enhancement
The adhesion of the printed coupons to the new hosting substrate can be
enhanced mainly in two ways, by a soft annealing step in a low pressure
chamber or by using an adhesive layer. In the first case the soft annealing
is performed inside the loading chamber of a PECVD machine, the sample
holder is an hotplate which keeps the sample at 300 ◦C and the vacuum sys-
tem can lower the pressure down to few mTorr. Once the sample is loaded
and the chamber purged, most of the air molecule are taken out of the cham-
ber, in particular the air molecules trapped at the interface between the de-
vice and the substrate are outgassed by the increased temperature and by
the lower pressure in the surrounding environment. In the case of <100
µm wide coupons, after about 30 minutes the outgassing will be enough
and it will be possible to vent the chamber. While venting the chamber, the
pressure at the top of the devices is higher than that at the bottom due to
the reduced number of molecule that can access the bonding interface re-
gion. This pressure gradient allows the coupons to be pushed against the
substrate enhancing the number of contact points at the bonding interface
resulting in enhanced adhesion to rupture test (the device breaks before de-
taching from the substrate) and higher thermal sink. No displacement of
the coupons is detected after this step.
It can be desirable not to heat up the sample, in this case adhesive layers
are the recommended choice for achieving enhanced adhesion as described
in section 3.4.2. Moreover polymer layers can be used after printing to de-
fine pads that can lock the device to the substrate (more details about this
strategy are reported in chapter 5).
3.5 Conclusion
The creation of a suitable process for transfer-printable pre-fabricated InP
lasers has been reported in this chapter. The development of the iron-chloride
based etching technology for InGaAs and InAlAs sacrificial layers allows
the release of the devices from the starting substrate with flat and smooth
surfaces suitable for adhesive-less printing. The engineering of the polymer-
anchor provides clean pick-up of the devices without creation of particles
that could prevent the printing to the new substrate. The devices were
printed onto different substrates to evaluate the capabilities offered by the
technology and to explore the limits of the printing, it was discovered that
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flatness and smoothness of the mating surfaces are important parameters
to be considered in the process. The lasers were always transfer-printed
first manually as a preliminary test before moving to the transfer printer. In
fact, devices that print manually print also at the transfer printer in >90 %
of the cases. The knowledge achieved from printing on different substrates
was applied for integrating the devices inside a recess on the SOI on dif-
ferent substrates as reported in chapter 5 (section 5.2). The analysis of the
performance of the devices before and after µTP allows to determine if the
process damages the devices and how the thermal conductivity of the new
substrate and the adhesion to it can affect the final performance of the de-
vice. The next chapter reports the electro-optical and thermal analysis of the
laser developed and discuss the improvement of the performance through
the runs of fabrication.
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Characterization of the transfer
printable lasers
The performance of the lasers developed in chapter 3 are discussed here.
The devices were characterized electro-optically and thermally, before the
release from the growth substrate and after the integration to the hosting
substrates. The iterative fabrication-integration-characterization of the de-
vices was useful for improving the technology. In particular, a low threshold
current depends mainly on the quality and the type of passivation layers at
the facets and on the annealing of the contacts that must provide ohmic
electric contacts and low series resistance for achieving low operating tem-
perature. The layout of the metal pads of a completely pre-fabricated laser
determines how easy it can be to probe such small devices and characterize
them. No particular changes in the electro-optical performance were de-
tected due to the transfer printing process, the type of hosting substrate on
which the devices are printed affects the thermal properties instead.
The measurement setup used for the characterization of the lasers is re-
ported in this chapter. The electro-optical analysis of the lasers and the per-
formance of the final laser developed are compared to the first run of laser
fabricated. The thermal characterization of the lasers combined to simula-
tions determined the actual thermal performance and the effects produced
by changes in the geometry, layout and materials of the integrated laser and
the hosting platform involved. Finally the effects of the µTP on the perfor-
mance of the devices are discussed.
4.1 Measurement setup
The experimental setup allows the electro-optical and thermal character-
ization of the devices through the measurement of the light-current (L-I)
and the voltage-current (V-I) characteristics in continuous wave (CW) and
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pulsed wave (PW) modes, and through the spectra detection. The setup
used [Fig. 4.1] was connected to different labview management software
and is composed by:
• Thermally controlled stage for sample positioning (Submount).
• Thermal control unit.
• Pulse generator for generation of pulsed wave (PW) current signals.
• Multimeter for continuous wave (CW) current generation and for cur-
rent, voltage and resistance measurements.
• Probes for electrical contact of the devices.
• Current probe with inductor for pulsed measurements.
• Electrical cables.
• Optical apparatus for the collection of the light:
– Optical lenses mountable to different alignment stages.
– Photo-diode (PD) working in the wavelength range 780÷1800
nm.
– Light power meter.
– Optical fibers for light transportation.
• Oscilloscope.
• Spectrometers for emission wavelength detection and analysis.
The thermally controlled stage is made from a copper heat sink plat-
form in thermal contact with a thermoelectric cooler managed by a thermo-
electric controller (TEC). The substrates with the devices is mounted at the
edge of the stage with an intermediate layer of thermally conductive paste,
this strategy allows respectively a better collection of the emitted light and
to sink properly the heat to the thermal sink [Fig. 4.2]. The lasers are usu-
ally printed at the edge of the substrate to facilitate light collection, if they
are recessed to the substrate edge part of the light could be not collected
by the lens. A power supplier and a function generator are used to elec-
trically activate the devices in CW or PW mode. Stage probes with metal
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Figure 4.1: Diagram of the experimental setup assembled for electro-optical and
thermal characterization of the laser devices studied. The laser diode (LD) is
mounted on the submount as indicated in Fig. 4.2.
Figure 4.2: Diagram of the chip mounted at the edge of the submount for cor-
rect light collection. The lasers are usually printed at the edge of the substrate to
facilitate light collection.
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needles are used to electrically contact the device, an induction probe con-
nected to the cables allows the detection of the current injected into the de-
vice (when in PW regime) and translates it into a voltage pulse measurable
at the oscilloscope. Lenses can be moved around the platform by a microm-
eter positioning stage, to collect the light emitted by the devices. The PD
sensing element is a 3 mm diameter Ge detector, a movable holder allow
to position it around the platform and the focusing lenses. Optical fibers
can be used to collect the light at the lens focus and bring it to the optical
spectrum analyser. The oscilloscope can be included in the setup for visual-
ization and collection of the injected current voltage values or for the anal-
ysis of the photo-current coming from the photo-diode. The photo-current
is converted to a light power value by the light power meter including its
own calibration factor related to the full-scale set. The setup includes two
main spectrometers one has low resolution in wavelength of ∼3.1 nm full
width half maximum (FWHM) with the "w/25 µm" slit and it is used for the
emission peak detection; The other optical spectrum analyser allows mea-
sure the spectra with resolution of ∆λ±0.05 nm at 1550 nm and monitoring
the wavelength shifts of the main peak and of the individual Fabry-Perot
(FP) modes. High resolution is necessary for the thermal analysis as the FP
modes shift with temperature (see section 4.3). Several devices were tested
on each source-chip (>10 lasers) from different areas and on each substrate
(≥3 lasers) after µTP in order to validate that the reported values were rep-
resentative of a particular process.
4.2 Laser characterization
The laser diode characterization consists in the determination of the elec-
trical, spatial, spectral, optical and dynamic properties of the laser [1], [2].
The electrical properties of the laser allow characterize the efficiency of the
material and the laser waveguide in converting current to light and some of
the thermal properties. The electrical properties are determined by measur-
ing the Light-current (L-I) and the voltage-current (V-I) characteristics. The
L-I characteristics (L-Is) allows the determination of the threshold current
Ith (current at which lasing begins), the threshold current density which is
useful for comparison between different devices as it does not depend on
the geometry of the device. L-Is allow the determination of the slope effi-
ciency and other laser efficiency related parameters such as the external dif-
ferential quantum efficiency (efficiency in converting electron-hole pairs in
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emitted photons), the internal quantum efficiency (efficiency in converting
electron-hole pairs in photons), the internal losses (which determine how
many photons find a way out to the laser cavity) [2]. The L-Is at differ-
ent temperatures allow the calculation of the characteristic temperature of
the device which indicates how the material responds to different environ-
mental temperatures. The V-I characteristics allow the determination of the
diode drop and of the series resistance of the device. The spatial proper-
ties of the laser regarding the output light intensity profile in the far and
in the near field and the beam spatial divergence. The spectral properties
are related to the emission spectrum of the laser diode and give indication
on the type of laser, the spectral width, the centre emission wavelength, the
free spectral range and the thermal behaviour and the thermal impedance
of the devices (as described in section 4.3) [2]. The optical properties of
the laser concern astigmatism and wave-front characteristics. The dynamic
properties measure the noise, the intermodulation distortion, rise time and
fall time, chirping of laser pulses if the device is operated dynamically [1].
The V-I and the L-I characteristics were measured both in pulsed and
continuous wave modes. The light emitted by the laser was collected by a
high numerical aperture lens (NA ∼0.7) positioned a few mm away so as to
position the facets of the devices in the focal plane of the lens, a photo-diode
detected the light collected by the lens. Given a far field beam-divergence
of ∼60 degree FWHM along the vertical axis and the numerical aperture of
the focusing lens, an estimated >70 % of the emitted light could be collected
with the devices positioned at the edge of the chip or the hosting substrate
(for transfer-printed devices). It was possible to collect a reasonable portion
of emitted light estimated >30 % for a distance of the device to the lens <1
cm. This setup allows approximate the L-I characteristics and determine the
threshold-current value at different temperatures. The lasers developed in
this project were optimized on similar InP-based epitaxial wafers by work-
ing mainly on the geometries and the fabrication. The following two para-
graphs report about the electric, the spectral and the spatial characteriza-
tion of the first and one of the last optimized batch of lasers fabricated, to
highlight the improvement achieved in the laser performance. The optical
and the spatial analysis have not been treated here as the aberrations of the
wave-front are neglected and the devices are designed to operate in CW
mode.
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4.2.1 Initial run of fabricated lasers
The first run of dry-etched-facet lasers was fabricated on the A1779 epitax-
ial structure (see Appendix A). The devices before transfer show a threshold
current, Ith, of 45 mA, for a 500 µm long and 2.5 µm wide ridge waveguide
operating at 18 ◦C. The resulting threshold current density Jth was at 600
A/cm2 per quantum well, at room temperature (18 ◦C). Jth was about three
times higher than that of similar cleaved facet devices. The higher value of
Jth has been ascribed to a low reflection at the facets due to a SiN passiva-
tion layer being thinner than λ/n of 778 nm (for n=1.99 at 1550 nm wave-
length). The roughness of the facet due to the dry-etch was estimated only
as a second order effect on the reflectivity reduction as similar test etched-
facets ridge lasers with different thickness of the passivation layer reported
a Ith<35 mA. The reduced mirror reflectivity of R ∼ 18% was estimated
with few percentage points error from similar test ridge lasers with cleaved
facets by measuring the inverse differential quantum efficiency, ηd, at differ-












⇒ R = exp−
αi
m·ηi (4.1)
With ηi the internal quantum efficiency, αi the internal losses and m=αi/[ηi ·
ln(1/R)]. ηi and αi were determined from the cleaved facet lasers. Another
second order contribution to the Ith increase was ascribed to the release layer
of InGaAs acting as a thermal barrier due to the reduced thermal conduc-
tivity of σ(InGaAs) = 0.05 W·cm−1◦C−1 compared to that of InP, σ(InP) =
0.68 W·cm−1◦C−1, which is about one order of magnitude higher. The re-
duced thermal conductivity of InGaAs increased the thermal impedance
of the devices on the native substrate of few K/W. The increased thermal
insulation in addition to the lower reflectivity at the facets resulted in the
devices operating only in pulsed mode (duty cycle D =0.1 %, T =500 µs)
before transfer. Lasers were directly printed (without adhesion enhance-
ment) on plain Si and they showed Ith of 45 mA at 18 ◦C, in pulsed mode.
In this case it was possible to use duty cycles up to two orders of magni-
tude higher compared to the devices on the native substrate. The improved
performance was ascribed to the increased thermal sinking associated with
the removal of the InGaAs layer. The thermal conductivity of silicon σ(Si)
= 1.3 W·cm−1◦C−1 is about twenty six times higher than σ(InGaAs). More-
over, finite element simulations of a similar GaAs laser (thermal conduc-
tivity σ(GaAs) = 0.52 W·cm−1◦C−1) reported increased thermal sink due to
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the higher thermal conductivity of the new substrate when the distance be-
tween the heat-source and the substrate was <3 µm [3]. In this case the sep-
aration between the active region and the Si substrate was 1.5 µm. Lasers
printed on Au coated Si substrate and annealed in the PECVD chamber
for enhanced adhesion demonstrated continuous wave lasing [Fig. 4.3(a)]
with up to an estimated few mW emitted power. Only a portion of the
light power was collected with the actual setup was due to the lasers being
printed far from the edge of the substrate. The improved thermal sinking
was given mainly by the improved bonding quality provided by the adhe-
sion enhancement and only partially by the higher thermal conductivity of
Au compared to that of Si, σ(Au)=3.14 W·cm−1◦C−1 as demonstrated later
in the thermal analysis of printed devices [4]. Moreover, the annealing step
improved the electric contacts reducing the series resistance from ∼60 Ω to
25 Ω and giving lower heat generation. It was later realized how proper
annealing of the contact is vital for achieving a low series resistance and
in turn a low thermal impedance of the device. The threshold current was
measured of Ith ∼45 mA at room temperature in PW mode and varied from
50 mA to 80 mA for a change in the stage temperature from 20 ◦C to 45 ◦C
with the laser operating in CW mode. The value of the characteristic tem-
perature, T0, was calculated to 57.5 K from the shift of the threshold current
in temperature while operating the devices in PW mode. The diode turned
on at 0.8 V and the series resistance of the device was calculated at ∼25 Ω
(for a 2.5 µm wide and 500 µm long ridge).
The emission spectrum was collected by positioning one end of a multi-
mode fiber in place of the PD and connecting the other end of the fiber to
a high resolution spectrometer. The main emission peak of a laser printed
on a Au coated Si substrate is at 1542 nm wavelength when operating at
15 ◦C temperature [Fig. 4.3(b)]. The free spectral range of the resonator ∆λ
is given by λ20/2nL , where n is the group index in the resonator, L is the
cavity length, and λ0 is the light wavelength. The expected ∆λ for L ∼500
µm is in agreement with the measured value ∆λexp =0.66 nm. The spatial
characterization of the far-field indicates a beam divergence of 60 degrees
FWHM along the vertical axis and 19 degrees FWHM along the horizontal
plane.
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Figure 4.3: (a) L-I and V-I characteristics of a laser printed on Au coated Si oper-
ating in CW at temperatures in the range 20-45 ◦C and (b) spectrum of the same
devices at 15 ◦C. The light power collected is only a portion of the total, due to the
lasers being printed far from the edge of the hosting substrate. [5].
4.2.2 Final run of fabricated lasers
During the development of the transfer printing process for the InP lasers,
a parallel improvement of the performances of the lasers has been carried
out. The threshold current has been lowered mainly by working on the facet
passivation layer, the highly reflective coating at the rear facet and by opti-
mizing the annealing of the metal contacts. The initial SiN layer with low
reflectivity was exchanged with a calibrated ∼100 nm thick SiO2 layer (as
discussed in section 3.2.4), in addition a highly reflective (HR) coating was
deposited on one of the facets. The devices on-chip operated up to 120 ◦C in
PW and up to 110 ◦C in CW mode [Fig. 4.4(a, b)], the lasing threshold cur-
rent was ∼16 mA and the threshold current density was Jth ∼213 A/cm2,
the light power collected in PW and CW mode was about 8 mW and 6 mW
respectively, at 150 mA and 20 ◦C temperature. The slope kink in the light
power at current values of∼60 mA is ascribed to mode hopping of the laser.
The turning voltage was at about 0.8 V, the series resistance, RS between 6
Ω and 8 Ω resulted 1/3 lower compared to the initial run of lasers by opti-
mizing the annealing step for the contacts as described in section 3.2.1. The
free spectral range was measured of ∆λ ∼0.66 nm as expected for a 500 µm
long Fabry-Perot laser. The red-shift of the main emission peak when oper-
ating in CW is about 46 nm for a change in the stage temperature from 20
◦C to 90 ◦C, or 0.65 nm/◦C; the corresponding shift in band-gap is about 23
meV [Fig. 4.5(a)]. The characteristic temperature of the devices and a more
detailed thermal characterization are reported in the next section. The same
devices printed on a Si substrate and on a gold coated Si substrate operate in
CW up to 110 ◦C. The emitted light power reaches ∼25 mW at 200 mA [Fig.
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4.5(b)] depending on the thermal sink properties of the hosting substrate
and the adhesion to it (see next section 4.3). The threshold current after
printing was measured again of Ith ∼16 mA at 20 ◦C [Fig. 4.4(b)]. The turn-
ing voltage and the series resistance remained unvaried after integration.
The spatial characterization of the far-field indicates a beam divergence of
60 degrees FWHM along the vertical axis and 19 degrees FWHM along the
horizontal plane. A calculation of the Rayleigh range has been included in
the simulation of the laser mode in section 5.1.
Figure 4.4: (a) Experimental L-I characteristics for the laser on the original InP
wafer before the undercut and biased in PW-mode [4]. The device operated up to
120 ◦C. (b) The same laser biased in CW-mode works up to 110 ◦C, the turning
voltage is of 0.8 V and the series resistance of ∼8 Ω.
Figure 4.5: (a) Spectra of the laser on chip at 20 ◦C and 90 ◦C while operating at 100
mA. (b) Experimental L-I and V-I characteristics for a laser printed on Au-coated
Si. The actual device exhibits threshold of ∼16 mA, emitted light power >20 mW
at 200 mA and a series resistance of ∼8 Ω. [4].
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4.3 Thermal characterization
The intrinsic thermal properties of the lasers and the heat sinking proper-
ties of the hybrid system were assessed by measurement of the characteris-
tic temperature and thermal impedance of the lasers before and after µTP
to different substrates. The analysis of the threshold current at different
temperatures permits the extraction of the characteristic temperature, T0,
according to [eq. 4.2]:
Ith = I0e(T/T0) ⇒ T0 = ∆T/∆ln(Ith) (4.2)
Where, Ith is the threshold current, I0 is a fitting parameter, T is the tem-
perature of the stage and T0 is the characteristic temperature. High values
of T0 imply that the threshold current density of the device increases less
with temperature. AlInGaAs lasers emitting at 1550 nm usually show T0
in the range 50-100 K [6], [7]. T0 was calculated from the L-I characteristics
before µTP [Fig. 4.6] and by applying eq. 4.2 in the range of temperatures
20 ◦C - 90 ◦C [Fig. 4.6]. The measurements were performed in pulsed mode
with 2% duty cycle and pulse width of 500 ns to ensure limited additional
heating. The characteristic temperature of the laser is determined to be T0
∼67 K.
Figure 4.6: Logarithm of the threshold current against temperature was deter-
mined from the LIs at different temperatures reported in Fig. 4.4(a). The character-
istic temperature of the lasers was determined to be T0 ∼67 K. [4].
The spectrum of the FP laser depends on the temperature of the active
region. The emission wavelength is modulated by the gain curve which is
related to the band-gap of the material that changes with temperature. The
single FP mode shift with temperature is related to the effective refractive
index of the active material and to the actual length of the resonating cavity.
Variations of the electric power injected into the device and variations of
the stage temperature vary the temperature of the active material. In turn,
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the analysis of the wavelength-shift of a single FP mode can provide useful
information on the thermal properties of the device. The analysis of the
wavelength shift is usually not applied to the main peak of the spectrum as
it can be affected by mode hopping that could misrepresent the real shift.
The thermal impedance quantifies the temperature rise of the laser junc-
tion for a given input power and thus how efficiently the heat can be re-
moved to the heat sink. The experimental thermal impedance, ZEXP, can
be determined by comparing the shift in wavelength for an individual lon-
gitudinal single FP mode as a function of injected electrical power at room
temperature, ∆λFP/∆P, to the wavelength shift of an individual longitudi-
nal mode given by a change in the stage temperature at a constant injected








∆λFP/∆T is measured in pulsed mode in order to ensure that there is
minimal device heating other than that provided by the temperature con-
trolled stage. Due to the increase of Ith at higher temperatures, the cur-
rent injected into the devices is always of 100 mA in order to ensure above
threshold current operation and enough light is emission from the laser
when working at high temperatures. ∆λFP/∆T is measured to be 0.102±0.004
nm/K. The ∆λFP/∆P set of measurements are performed in CW. In all
the experiments a single longitudinal mode in the laser spectrum is mon-
itored. The experimental thermal impedance, ZEXP, of the lasers on-chip
and printed on different substrates are reported in Tab. 4.1. The lasers on
the source InP wafer (before µTP) have a measured ZEXP of 57 K/W. Lasers
that are printed directly on bare Si show lower values of ZEXP of 38 K/W,
in this case the threshold current is similar to the devices on chip indicating
there are no negative effects introduced on the device by µTP. The devices
printed on a Ti : Au (10 nm : 150 nm) coated Si substrate show the lowest
ZEXP of 37 K/W. In particular, the introduction of this layer allows for po-
tential electrical connections through the bottom side of the laser. The ther-
mal impedance of devices printed on an adhesive or thermally insulating
intermediate layer such as BCB or SiO2 increases with the thickness of this
layer. Lasers printed on SOI have ZEXP of 94 K/W which is more than twice
that of the devices on a 500 µm thick Si substrate. As the substrate material
is highly influential on the resulting thermal impedance, some lasers were
printed on ceramic AlN which is known to have high thermal conductivity
with values depending on its preparation method. Here we used a 650 µm
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thick AlN substrate (σ=170 Wm−1K−1) with surface roughness of 30 nm and
up to 60 nm high grains that required a 60 nm thick BCB adhesive layer in
order to bond the laser to the substrate. In this case, the thermal impedance
was still comparable to the devices on chip and measured at ZEXP=52 K/W.
This experiment underlines once again the importance of having highly flat
and smooth bonding surfaces in order to obtain adhesive-less printed de-
vices and the best thermal sinking to the substrate [5].
Integration platform ZEXP (K/W)
On-chip InP (350 µm) 57 ± 4
Bare Si (500 µm) 38 ± 3
Ti : Au (10 : 150) nm 37 ± 2
SiO2 (50 nm) on Si (500 µm) 43 ± 3
SiO2 (1 µm) on Si (500 µm) 79 ± 4
SOI (top Si layer 220 nm) 94 ± 4
BCB (50 nm) on Si (500 µm) 56 ± 4
BCB (1.2 µm) on Si (500 µm) 206 ± 9
BCB (60 nm) on AlN (650 µm) 52 ± 3
Table 4.1: Experimental thermal impedances of lasers on the original InP substrate
and transfer-printed on different target substrates. [4].
4.3.1 Simulated heat transfer
The junction temperature, Tmax, of a laser depends on the amount of heat
that is generated, on the location of the heat source, by the heat sink and the
ambient temperature. Important parameters in the determination of Tmax
are the thermal conductivities and the geometry of the surrounding lay-
ers (including contact and passivation layers) and components (substrate,
sub-mount, etc.). The heat generated by the laser is due to Joule heating
associated to the series resistance of the device and by non-radiative pro-
cesses such as Auger recombination and free carrier absorption which gen-
erate heat mainly in the active region or in the adjacent p- cladding layer
[8], [9]. Here we consider a 500 µm long active region with cross section
of 2.500×0.106 µm2 as the source of power dissipation. This region is po-
sitioned under the ridge and above the 115 nm thick cladding layer and
the 1.5 µm thick InP n-layer. We use σ=68 Wm−1K−1 for the whole epi-
taxial structure. If we include the lower thermal conductivity of the active
region in the model, the increase in Zt is simulated to be 0.5 K/W for the
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laser printed on Si. The model considers a SiO2 encapsulation layer which
insulates the device at the top side making the heat dissipation possible
only through the bottom surface, although this is not completely accurate
as some heat could spread through the probes used for contacting the de-
vices or in the surrounding air. The heat transfer characteristics of the laser
were modeled using COMSOL Multiphysics [10] which uses Fourier’s law
of heat conduction to calculate the 2D steady state heat flow [11]:
q = −σ · 5T (4.4)
Where q is the heat flux, σ the thermal conductivity tensor and5T is the
thermal gradient between the heat source and the heat sink. The finite ele-
ments model (FEM) provides 2-D cross-sectional temperature distributions
for the laser on-chip and printed on the diverse platforms. The cross-section
and the dimensions of the heterogeneous laser used in the model are illus-
trated in Fig. 4.7. They match the geometry of the lasers measured. The
thermal parameters used for modeling the different materials are indicated
in Tab. 4.2. It is important to note that the density ρ and the specific heat
Cp do not influence the steady state simulations and are reported only for
reference here.
Figure 4.7: Cross section of the InP laser printed on a Si substrate (scale 1:1) and
the simulated 2D-temperature distribution. Tmax=27.4 ◦C is reached at 100 mA and
2 V bias. [4].
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Material ρ (Kg·m−3) Cp (J·Kg−1K−1) σ (W·m−1K−1)
InP 4810 310 68
InAlAs 4734 340 15
Si 2329 700 131
Au 19300 129 318
AlN 3300 740 170
BCB 957 2180 0.29
SiO2 2200 730 1.4
Table 4.2: Density, ρ, thermal capacity, Cp, and thermal conductivity, σ, of the
materials used in the model.
Each laser configuration is characterized by its theoretical thermal impedance,









where ∆T is the temperature variation induced by the heating. Tmax is
the maximum temperature in the device and T is the temperature of the heat
sink. ∆P approximates the heat generated in the junction per unit time and
is given by subtracting the optical power emitted by the device, Popt, from
the total electrical power, Pel, injected into the device. Pel and Popt are cal-
culated from the experimental V-I and L-I characteristics. Pel is much larger
than Popt – the best lasers at this wavelength range have wall plug efficien-
cies <30% – and gives the strongest contribution to the determination of the
thermal impedance. This highlights why heat management is a significant
issue even for the most efficient laser devices. Finally, the simulations pro-
vide Tmax for each configuration and eq. (4.5) allows the calculation of the
thermal impedance. Table 4.3 compares the simulated and the experimental
thermal impedances. All the Zt values are calculated for the laser operating
at 100 mA and for the heat sink temperature at 20 ◦C. For currents lower
than ∼50 mA, the simulated ∆P is not linearly dependent on the injected
current, due to its calculation from the experimental V-I and L-I curves. In
this case eq. 4.5 is not reliable for the calculation of Zt [Fig. 4.8].
A 500 µm long laser on the original 350 µm thick InP substrate before
undercut has a simulated Tmax=29.3 ◦C when operating at 100 mA. Consid-
ering an estimated thermal conductivity of the InAlAs layer, σ(InAlAs) 15
Wm−1K−1 [12], [13], Zt is calculated to be 60.5 K/W. The same laser without
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Integration platform ZEXP (K/W) Zt (K/W)
On-chip InP (350 µm) 57 ± 4 60.5 ± 0.2
InP NO-InAlAs (350 µm) - 57.3 ± 0.2
Bare Si (500 µm) 38 ± 3 38.0 ± 0.2
Ti : Au (10 : 150) nm 37 ± 2 37.5 ± 0.2
AlN (650 µm) - 32.9 ± 0.2
SiO2 (50 nm) on Si (500 µm) 43 ± 3 42.7 ± 0.2
SiO2 (1 µm) on Si (500 µm) 79 ± 4 82.7 ± 0.2
SOI (top Si layer 220 nm) 94 ± 4 104.8 ± 0.2
SOI (Si substrate) - 40.1 ± 0.2
BCB (50 nm) on Si (500 µm) 56 ± 4 54.0 ± 0.2
BCB (1.2 µm) on Si (500 µm) 206 ± 9 205.7 ± 0.2
BCB (60 nm) on AlN (650 µm) 52 ± 3 52.4 ± 0.2
Table 4.3: Comparison of the experimental, ZEXP, and the modeled, Zt, thermal
impedances for the lasers printed onto different platforms. [4].
the InAlAs sacrificial layer would have Zt=57.3 K/W. The thermal impedance
for lasers printed directly on a 500 µm thick Si substrate is 38 K/W and is
reduced to 37.5 K/W with a Ti : Au (10 nm : 150 nm) intermediate layer.
Adhesive-less printing the laser to a 650 µm thick AlN substrate (σ(AlN) 170
Wm−1K−1) should give Zt=32.9 K/W if ideal bonding can be achieved.
With a 60 nm BCB adhesive layer Zt rises to 52.4 K/W. If a 50 nm or 1 µm
thick SiO2 layer is interposed between the device and a Si substrate the sim-
ulated thermal impedance is respectively 42.7 K/W and 82.7 K/W. In par-
ticular, a laser printed on the 220 nm thick Si waveguiding layer on top of a 2
µm buried oxide and a 770 µm Si substrate (SOI) would have Zt=104.8 K/W.
The same laser printed directly on the 770 µm thick Si substrate of the SOI
would have a reduced thermal impedance of 40.1 K/W. In the case where a
50 nm or a 1.2 µm thick adhesive BCB layers is used to bond a laser to a 500
µm thick Si substrate, Zt is expected to be 54.0 K/W and 205.7 K/W respec-
tively. The simulation results are within 10 % of our experimental results.
Differences between experiment and model can be ascribed to less-than-
optimum adhesion to the substrate given by interface roughness or differ-
ence in layer thickness. Heat spreading through the metal probes can also
become significant, especially for situations with high thermal impedance
to the substrate.
Changes in the geometry of the hybrid system have been investigated in
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Figure 4.8: Experimental L-I and V-I characteristics for the laser printed on Au-
coated Si along with the simulated Tmax and Zt. For currents higher than 50 mA,
Zt is within 0.2 K/W of its asymptotic value. The actual device exhibits threshold
current of ∼16 mA, emitted light power >20 mW at 200 mA and a series resistance
of 8 Ω. [4].
order to understand their effects on the thermal impedance. Lasers transfer-
printed to highly thermally conductive substrates such as Si or AlN offer su-
perior thermal impedance compared to those on the native InP [Fig. 4.9(a)].
Consequently, a lower limit for the thermal impedance of a heterogeneously
integrated laser is set by the substrate, in particular by its thermal conduc-
tivity and only partially by its thickness (usually >350 µm). The variation of
Zt with the thickness of diverse intermediate layers between the Si substrate
and the devices is reported in Fig. 4.9(b). Thick, highly thermally conduc-
tive intermediate layers only slightly enhance the thermal sink properties of
the system while insulating layers reduce the heat sinking as their thickness
increases. In particular, the simulation shows how a BCB layer thinner than
50 nm would reduce the Zt of the integrated device. The lasers printed on
top of an SOI wafer have shown more than twice the thermal impedance
of those printed directly on the Si substrate. As shown in Fig. 4.9(c), the
cross-sectional temperature profile of the SOI indicates that the heat tends
to spread sideways and preferentially along the Si waveguiding layer po-
tentially affecting other elements on the integration platform located at up
to 100 µm far from the ridge. This is due to the insulating properties of the
buried oxide. This issue could be addressed by defining thermally insulat-
ing trenches around the laser in order to channel the heat downwards but
this would lead to a few K/W increase in Zt. Moreover, the arrangement of
such trenches at the front and the back facet can be difficult especially if the
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SOI waveguide lies under the device as in the case of evanescent coupled
devices. Printing the laser source directly on the substrate of the SOI offers a
lower Zt with another advantage being due to the thermal insulating prop-
erties of the buried oxide which prevents the heat to re-flow up towards
the Si waveguiding layer and the other components on it. In the case of
adhesive-less printing, Zt decreases by a few K/W if the active region is
closer than 3 µm to the substrate by thinning the n-InP layer. For standard
edge coupled laser designs the thickness of this layer must be greater than
1.5 µm in order to avoid any modal interaction with the Si substrate [14],
[5]. On the other hand, if a thermally insulating layer is interposed between
the printed device and the substrate then a thicker n-InP layer helps the
thermal sinking reducing Zt [Fig. 4.9(d)]. In this case the heat produced
per unit time is distributed on a bigger volume around the active region
reducing Tmax and so Zt.
Figure 4.9: (a) Variation in Zt with the substrate thickness for lasers on-chip and
adhesive-less printed onto Si and AlN substrates. (b) Zt dependence on the thick-
ness of Au, SiO2 or BCB layers interposed between the device and a 500 µm thick
Si substrate. (c) Temperature profile along the different layers of the SOI when the
laser is in operation. The inset shows a 2D-temperature profile (using the log-scale
for distance) graphically illustrating the lateral heat spreading. (d) Zt dependence
on the thickness of the n-InP layer for different substrate configurations. [4].
Scaling analysis keeping the injection current constant shows that Zt de-
creases inversely to the cavity length since the heat generation per unit area
is correspondingly lower [Fig. 4.10(a)]. In the case the current density is
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Figure 4.10: (a) Zt dependence on cavity length for devices printed on highly
thermally conductive substrates and (b) on thermally insulating interface layers. (c)
Zt versus width for coupons adhesive-less printed on highly thermally conductive
substrates and (d) with thermally insulating adhesive layers. [4].
kept constant while varying the cavity length, the Zt variation with the cav-
ity length is even stronger. Zt variations with the cavity length are reduced
for lasers longer than 1 mm in both cases. A 1 mm device shows a simu-
lated thermal impedance of 18.6 K/W. If the lasers are printed on an inter-
mediate or adhesive insulating layer the variation in Zt with cavity length is
stronger, especially for cavity lengths <1 mm [Fig. 4.10(b)]. More generally,
the thermal impedance of longer devices is less affected by the material and
the thickness of the intermediate layer. While Zt is lower for longer devices
the absolute heat generated and the electrical power injected in a long laser
may be higher than for shorter lasers due to the reduced slope efficiency of
longer devices. It is important to find the right balance between the total
heat produced by the device, the electrical power and the cavity length ac-
cording with the final application. Changes in the laser coupon width were
studied for lasers with the ridge in the center of the coupon and no n-contact
recess [Fig. 4.10(c) inset]. Adhesive-less printed coupons wider than 60 µm
exhibit a reduction of Zt <1 K/W [Fig. 4.10(c)]. Reduction in Zt with the
width of the coupon is more evident for devices printed on thick insulating
layers like SiO2 or BCB [Fig. 4.10 (d)]. For a laser with electrical contacts
on the top side, the distance of the n-contact recess to the active ridge only
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marginally affects the thermal impedance of devices adhesive-less printed
on Si or AlN, but can have an effect as large as a few K/W on devices printed
on thermally insulating layers because of the higher lateral heat spreading.
Increased thickness of the p-contact metal and reduced thickness of the di-
electric layer used for passivation of the coupon can potentially reduce Zt
further. In order to estimate such reduction, the heat exchange to the sur-
rounding air must be included in the model [3]. Use of metallic thermal vias
from the top of the devices to the underlying substrate is also an option for
reducing Zt of devices printed on the thermally insulating layers.
4.4 Influence of µTP on the devices
The electrical and spectral characterization of the lasers were carried out
before and after transfer printing to determine the the variation introduced
by the transfer printing on the device performance. Lasers printed directly
on bare Si exploit the high thermal sinking properties offered by a Si sub-
strate and show ZEXP as low as 38 K/W, in this case the threshold current is
similar to the devices on chip indicating that there are no negative effects in-
troduced on the device mirrors by µTP [Fig. 4.11]. Unaltered voltage current
characteristics between the devices on-chip and those transfer printed on all
the substrates involved indicate that the electric-contacts and the epitaxial
material are not appreciably affected by stress occurring during the transfer
printing process. The electrical performance of the devices printed on metal
layers do not result appreciably degraded by eventual Au particles diffu-
sion in the n-InP layer [15], compared to devices printed on other substrates.
The spectral analysis reported in the previous section shows the influence
of the substrate where the devices operate on the thermal impedance. Ther-
mal effects due to the adhesion enhancement step at 300 ◦C (as described
in section 3.4.3), exposure to solvents (as Acetone and IPA) and the environ-
ment did not introduce any variation in performance of the lasers indicating
that the encapsulation layer preserves the materials correctly and that heat-
ing and cooling due to operation of the devices have negligible effects on
the performance. Despite lasers printed on different substrates showed no
degradation of the adhesion or the performance after sitting in the lab envi-
ronment for about 2 years, an endurance test (Telecordia type) of the devices
would be required to assess the adhesion and the performance over time.
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Figure 4.11: Comparison of CW - LIs for etched facet lasers on-chip and printed on
Si. The light power before µTP is normalized to those printed on Si as the on-chip
light collection is compromised by the adjacent devices. [4].
4.5 Conclusion
The work reported in this chapter shows how the etch facet technology de-
veloped combined to the engineering of the passivation layer has been vital
to achieve state-of-the-art electro-optic performance with the InP transfer-
printable lasers. The thermal analysis allowed to understand how the ge-
ometry of the devices and the layout of the integrated system can affect the
heat sink and the device whole performance. Optimization is still required
to control the reflectivity at the facet more accurately, to lower the series
resistance and to improve the thermal performance. However, this analysis
put the basis for the engineering of a suitable layout for the edge coupling of
InP lasers to SOI, InP etched facet lasers were printed inside recesses on the
SOI in order to achieve the vertical alignment of the laser waveguide to the
SOI while achieving improved thermal sink to the Si substrate. The details
of the work made to achieve an edge coupled laser are reported in the next
chapter and represent the achievement of the final goal of integrating an InP
laser to silicon photonics, which is the light coupling to the waveguide.
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Chapter 5
Laser to waveguide light
edge-coupling
The chapter reports the edge-coupling of the laser developed in this work
to polymer and SOI waveguides. The devices have been integrated inside
recesses pre-fabricated on the SOI by µTP, aligned to the coupling waveg-
uide and thermally connected to the substrate for reduced thermal budget.
The edge-coupling was initially developed for a large-spot-size (LSS) laser
integrated to silicon photonics inside a recess and edge-coupled to a MSC
defined on the SOI [1], [2]. Different layout of integration were analysed for
achieving the edge-coupling of a Fabry-Perot laser to SOI. The devices were
finally transfer-printed inside recesses of calibrated depth that allow verti-
cal alignment of the laser waveguide with tenth of nanometer accuracy, µTP
ensures <±1.5 µm along the printing plane [3]. The process developed for
creating recesses into the SOI, suitable for different layouts of integration, is
presented. The strategy allows coupling the laser waveguide to a MSC con-
verter in the SOI or to a polymer waveguide coupled to an SOI or to another
device. The light edge-coupling was simulated with FIMMWAVE for maxi-
mum coupling efficiency. The layout developed paves a roadmap for active
polymer-waveguide-based or hybrid polymer-SOI-waveguide silicon pho-
tonics integrated circuits.
Finally, the first O-band ridge laser with etched facets, integrated by µTP
to recesses into the SOI and edge-coupled to a polymer waveguide is pre-
sented. The heterogeneous device was characterized by electrical and spec-
tral analysis. The thermal performance were evaluated by simulations with
COMSOL [4] and a layout for improved thermal sink is proposed.
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5.1 Design of the Light edge-coupling
The edge-coupling was the strategy chosen to couple the light emitted by
the laser waveguide to the SOI or to a polymer waveguide (as motivated in
section 2.3). The highest potential coupling efficiency with this configura-
tion is achieved when the laser mode field is matched to that of the waveg-
uide in size and in phase. Tight <1 µm spatial alignment must be considered
in order to achieve ≤1 dB injection losses when coupling the light from the
device to the waveguide.
The first step in the design of the system to achieve the best coupling
efficiency was to simulate the laser source using FIMMWAVE [5] in order
to evaluate the mode size of the light generated. The ridge lasers devel-
oped show a single mode behaviour for ridges narrower than 2.5 µm. The
TE0 mode-size in the active region of a laser fabricated on the A2541 wafer
(see Appendix A.2) under a 2.5 µm wide ridge is reported in Tab. 5.1 for
different cross sections. A 3D and a section plot graphical representations
are shown in Fig. 5.1. The mode size at the emitting facet is calculated to
be very similar to that under the ridge section as it is not affected by the
V-shape of the ridge at the facet [6]. After the determination of the mode
size of the laser it was possible to dimension the cross section of a polymer
waveguide edge coupled to the facet of the laser and sitting on a 3 µm thick
oxide cladding of an SOI. The simulation aimed to achieve optimal mode
matching between the laser and the waveguide and consequently the high-
est light coupling efficiency η. The simulations give η ∼98.5 %, with ∼83 %
of the light transmitted into the fundamental mode TE0 of the waveguide
and the reflection at the interface laser facet to polymer-waveguide being of
15.5 %. The best SU8-polymer waveguide (of refractive index n ∼1.57) was
simulated to be of 2.5 µm wide and with a ∼0.8 µm thick profile. In this
case an air cladding is considered on top of the polymer waveguide. As an
alternative a SiO2 cladding can be included.




Table 5.1: Waist size of the laser TE0 mode at different sections simulated with
FIMMWAVE [5] for the device fabricated on the A2541 epitaxial structure.
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Figure 5.1: (a) 3D intensity profile of the mode propagating inside the active region
of the laser. (b) cross section at the facet. The x scale is tuned to highlight the shape
along the vertical axis.
The Rayleigh range zR of the laser beam was calculated for the vertical
component of the beam as it has the narrower waist. The light injected in the
SU8-polymer waveguide has wavelength λ0 =1.55 µm and the refractive
index of the polymer at that wavelength is n(SU8)∼1.57. For a mode size
of 1.78 µm at 1/e2 along the vertical axis, the beam waist is ω0=1.78/2 µm,
consequently the Rayleigh range for the beam emitted in a infinitely wide
SU8-polymer waveguide can be approximated by eq. 5.1:
zR =
π ·ω20 · n
λ0
=
3.14 · 0.79 · 1.57
1.55
' 2.53µm (5.1)
The Rayleigh range can be applied to estimate the distance for which the
beam coming out of the laser adjusts to the new medium. This means that
the edge-coupling studied is tolerant to longitudinal misalignment of up to
2.5 µm and in turn that the encapsulation ledge described in chapter 3 does
not influence the coupling efficiency of the laser fabricated on the A2541
epitaxial structure. An accurate study of the longitudinal misalignment by
using ledge-less coupons would be required to confirm this speculation.
The actual lasers coupled to polymer waveguides were fabricated as 2
µm wide ridge waveguides on the A2940 epitaxial structure emitting at
1340 nm wavelength and TM polarized (see Appendix A.3). The simula-
tions of the mode size of the laser show a beam-waist of ω0 ∼1.15 µm along
the vertical direction [Tab. 5.2]. This is due to a higher confinement of the
light in the active region of these devices compared to the lasers fabricated
on the A2541 material. The smaller beam waist gives a reduced Rayleigh
range of zR ∼1.22 µm for emission in SU8-polymer, so the spacing given
by the 1.4 µm wide encapsulation ledge present around the coupon could
affect the light coupling efficiency in this case. Further experimental eval-
uation of the longitudinal misalignment versus coupling efficiency would
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be required also in this case. The simulations show a light coupling effi-
ciency of η ∼90.5 % for a 1 µm thick and 3.2 µm wide SU8-polymer waveg-
uide, the light transmission into the fundamental mode TM0 of the polymer
waveguide is ∼75 % and the reflectivity at the facet of the laser is of 15.5
%. The simulated polymer waveguide lies on a 3 µm thick oxide lower
cladding and it is surrounded by an air cladding at the top. The study of the
lateral misalignment was performed with LUMERICAL software and the
(FDTD) solver included in the [7] with a model of the actual laser built by F.
Floris; the vertical misalignment was determined with FIMMWAVE using
the FDM solver. The results shows a <1 dB loss of coupling efficiency for
∆x<±1.1 µm and ∆y<+0.2 µm and ∆y<-0.7 µm, respectively [Fig. 5.2]. The
asymmetric behaviour of the light coupled when moving the laser vertically
[Fig. 5.2(b)] is due to the geometry of the system with the cladding below
the polymer waveguide and the air on top of it.




Table 5.2: Waist size of the laser TM0 mode at different sections, simulated with
FIMMWAVE [5], for the 2 µm wide ridge lasers fabricated on the A2940 epitaxial
structure.
Figure 5.2: Study of the light transmission from the laser to the polymer waveg-
uide versus (a) lateral (x) and (b) vertical (y) misalignment (in µm) simulated with
LUMERICAL [7] and FIMMWAVE [5] respectively.
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5.2 Integration strategies
A laser edge-coupled to the SOI requires to be integrated inside a recess in
the SOI in order to achieve alignment of the emitting facet to the SOI along
the vertical axis. Recesses suitable for transfer printable edge-coupled de-
vices require alignment markers for lateral alignment and vertical sidewalls
with facet quality defined at the end of the SOI waveguide or the MSC for
maximum coupling efficiency, the etch must not damage the delicate tip
of any taper on the SOI. As the position of the III-V die along the vertical
axis inside the recesses has to be calibrated carefully, different configura-
tions have been designed to achieve this objective [Fig. 5.3]. The first layout
shows a recess etched to the Si substrate and a III-V laser printed in direct
contact to the Si substrate with the n-InP layer of calibrated thickness that
positions the laser waveguide in-line to the SOI waveguide [Fig. 5.3(a)].
This layout provides the best thermal sink and performances (see section
4.3 or [8]), but requires growth of a thick and calibrated n-InP cladding. If
the n-InP layer has a not calibrated thickness, then a metal layer of proper
thickness of typically >500 nm (for lasers coupled to a 2 µm thick oxide SOI)
can be evaporated at the bottom of the recess on the Si substrate with ±10
nm tolerance [Fig. 5.3(b)]. Another option is to calibrate the recess depth
into the buried oxide layer of the SOI and then adjust finely the height of
the coupon by evaporating a <200 nm thin metal layer at the bottom of
the recess [Fig. 5.3(c)]. This metal layer can be connected to the substrate
through a secondary trench and work as a thermal via and as n-electrical
contact. This strategy removes the requirement of calibrating the n-InP layer
thickness or evaporating a thick metal layer. The same three layouts can be
applied for edge-coupling the laser to a polymer waveguide sitting on a
cladding layer or for edge-coupling to a MSC. Fig. 5.3(d) reports a diagram
of the layout in Fig. 5.3(c) applied to edge-coupling of an InP laser to a
polymer waveguiding section working as a MSC connected to the SOI.
5.2.1 Formation of recesses in the SOI
Two main fabrication processes for recesses have been developed in this
work for the different layouts of recesses designed. The processes are de-
scribed here and the detail of the fabrication steps are reported in Appendix
D. The first type of recess (Recess type 1) suits the layouts shown in Fig.
5.3(a, b), the recess is fully etched to the Si substrate and the laser can be
printed in direct contact to the Si substrate or on a metal layer deposited on
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Figure 5.3: Possible layouts for edge-coupling a laser by printing in a recess. (a)
A laser die with an n-InP layer of calibrated thickness aligned to the SOI while in
direct contact to the Si substrate. (b) A laser aligned to the SOI with an intermediate
metal layer of calibrated thickness. (c) A laser printed in a recess of calibrated
depth, a thin intermediate metal layer provides fine tuning of the vertical alignment
to the SOI and heat sink to the Si substrate. (d) Same layout as (c) for light coupling
to a polymer waveguide.
the Si substrate at the bottom of the recess [Fig. 5.4(a-d) and Fig. 5.5(a)].
The second design (Recess type 2) is suitable for edge-coupling an arbitrary
thick laser to the SOI (as shown in Fig. 5.3(c, d)) and does not require the
evaporation of a thick intermediate metal layer at the bottom of the recess.
In this case the recess is dry-etched into the oxide layer without reaching the
Si substrate, then a thin (<200 nm) metal layer is deposited at the bottom of
the recess for fine adjustment of the height of the coupon to the SOI and for
thermal sink to the substrate through a trench arranged close to the printing
area [Fig. 5.4(e-i) and Fig. 5.5(b)]. Both types of recesses must have vertical
sidewalls that allow matching the emitting facet of the laser to the SOI and
flat and smooth bottom surface suitable for direct printing. Spinning of ad-
hesive layers can problematic as the thickness of the adhesive layer inside
trenches is not easily predictable as on flat surfaces. An unwanted adhesive
layer thickness generates issues on the alignment and on the thermal per-
formance [8]. The best way to introduce adhesives in the process is to spray
coat or evaporate them (as discussed in 3.4.2). Lodgements for eventual
remnants of tethers and grating can be defined at the sidewalls especially if
matching the coupon to two of the sidewalls of the recess. A schematic of
the layout designed for edge-coupling a laser to a polymer waveguide and
to the SOI by integrating it in a recess type 2 by transfer printing is reported
in Fig. 5.6.
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Figure 5.4: Fabrication of type 1 and type 2 recesses. (a) Type 1 recesses are formed
on the SOI wafer by (b) etching the Si layer and (c) by etching down to the Si sub-
strate. (d) The active region of a laser coupon of specific thickness can be edge cou-
pled to the SOI waveguide with or without an intermediate metal layer. (e) Type
2 recesses are created by dry-etching the SOI layer, (f) the oxide (without reaching
the Si substrate) and (g) a recess to the Si substrate; (h) then a metal layer is evapo-
rated to adjusts the recess depth and sinks the heat to the substrate. (i) In this case
coupons of different thickness can be integrated and edge coupled to the SOI or a
polymer waveguide.
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Figure 5.5: (a) Recess type 1 etched in two steps (dry- plus wet-etch) to the Si
substrate with a ∼600 nm thick metal layer at the bottom of it. The sidewall have
been protected while etching the recess. (b) Recess type 2 in the SiO2, etched 400
nm to the Si substrate with ∼200 nm metal layer that connects to the Si substrate.
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Figure 5.6: Diagram of a laser printed in a recess coupled to a polymer waveguide
and then to the SOI; a thermal via underneath the device sinks the heat to the Si
substrate and allows for electrical contacting to the n-InP.
Type 1 recesses were dry-etched into the SiO2 and finished by wet-etch in
a HF based acid solution (BOE 5:1) in order to prevent formation of defects
on the Si substrate surface. In fact, dry-etching to the Si substrate results in
rough surfaces not suitable for direct printing [Fig. 5.7(a)]. During the wet-
etch it is important to protect the sidewall from being etched by the BOE,
a resist polymer layer is applied for this purpose and a particular process
has been developed for it. The resist layer is patterned by lithography with
5 µm smaller rectangular openings arranged inside the main recesses, then
the remaining SiO2 is wet-etched to the Si substrate while the polymer pro-
tects the sidewalls of the recess [Fig. 5.7(b)]. This strategy leaves a ∼2.5 µm
wide ledge at the foot of the sidewall after the wet-etch of the remaining ox-
ide which could prevent matching the coupon to the sidewall. In this case a
calibrated over-etch in BOE would remove it. Alternatively, if an intermedi-
ate metal layer is used for adjusting the height of the coupon it must be kept
thicker than the oxide ledge in order to allow the coupon to be matched to
the sidewall without physical obstacles. This layout offers accurate align-
ment and superior thermal performance as the bottom of the device sinks
the heat directly to the Si substrate (as discussed in section 4.3). On the
other hand the epitaxial growth of thick n-InP layer could reduce the ther-
mal sink [8] and be expensive; Moreover fabrication of thicker coupons is
harder to implement and transfer printing could be not obvious. Similarly,
the evaporation of thick metal layers can be expensive and requires extra
care in the preparation of the Si surface and in the evaporation parameters
for achieving flat and smooth surfaces suitable for µTP. A flat and smooth
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metal layer is vital for achieving direct printing or to bond with thin adhe-
sive layers. Imperfections and dirtiness present on the starting surfaces or
use of fast rate metal evaporations can lead to seeding effects which create
protrusions up to 800 nm in diameter on the final surface [Fig. 5.8]. These
defects require the coupons to be printed with a thick adhesive layer which
affects the vertical alignment of the coupon. An experiment was conducted
to determine the influence of the surface preparation, three samples were
prepared with a different procedure:
• Bare Si in 1165 solvent [9] (90 ◦C, 15 minutes).
• Bare Si in 1165 solvent (90 ◦C, 15 minutes) + O2 Plasma (100 W, 5 min-
utes).
• Bare Si in 1165 solvent (90◦C, 15 minutes) + H2SO4:H2O2:H2O (1:1:3)
(10 s).
The sample treated with sulphuric acid provided better metal surfaces
with smaller defects of up to 150 nm in diameter that appear on the surface
with very low density. A reduced evaporation rate was lately proven to
be the most effective strategy for reducing the imperfections at the surface.
Thin metal layers of thickness <200 nm with quasi-defect-free surfaces can
be evaporated by using a 1 Å/s deposition rate.
Recesses of type 2 were dry-etched in the SOI providing high quality
surfaces suitable for direct printing. The smoothness of the final surface
depends mainly on the initial surface quality. A low rate 1 Å/s flat evapora-
tion of Ti:Au (10:110) nm and a following low rate 1 Å/s 360◦ angled Ti:Au
(10:40) nm evaporation ensured the creation of a smooth flat metal layer
suitable for adhesive-less printing at the bottom of the recess. The result-
ing surface of the metal layer achieved with slow rate evaporation shows
flatness of <0.03 nm/µm and nominal roughness of <1 nm along a 100 µm
linear profile. A flat and smooth metal layer is vital for achieving direct
printing as imperfections and debris present on the metal surfaces require
thick adhesive layers that would affect the alignment and the thermal per-
formance [8]. High flatness and smoothness of the underlying SiO2 surface
is vital to prevent defect formation on the metal layer. Evaporation on rough
SiO2 substrates need an extra care as defects can affect the final metal layer
smoothness [Fig. 5.8]. The metal layer was connected to the Si substrate
creating a thermal via for the heat sink. The metal layer thickness can be
tuned with ±10 nm accuracy and it allows accurate alignment of the laser
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Figure 5.7: (a) SEM image of a recess in the SOI. The dry-etch to the Si substrate
creates defects at the surface which lower the yield of printed devices. (b) The etch
of the SiO2 to the Si substrate made in two steps (dry plus wet-etch) by using a
resist layer protects the sidewalls during the wet-etch and provides clean surfaces.
The ledge at the bottom of the sidewall has to be lower than the eventual metal
layer which tunes the height of the coupon.
waveguide to the polymer waveguide along the vertical axis. This design
is suitable for edge-coupling laser coupons with different n-cladding thick-
ness to polymer and SOI waveguides.
5.3 Edge-coupling of InP lasers to polymer waveg-
uides on silicon photonics
The edge-coupling of C-band InP-based etched-facet lasers to SOI has been
recently demonstrated as reported in section 2.1.4. [1], [10], [2]. In this case
the recesses were similar to type 1 recesses developed in this work and they
were formed by using a chrome mask with the etching stopped at the in-
terface with the silicon substrate. The aim of using a chrome mask was to
achieve straighter profiles with reduced curtain effect (as discussed in sec-
tion 3.2.4). The sidewalls of the recess were etched just at the edge of the tri-
dent MSC for optimal longitudinal alignment of the laser to it which makes
challenging not to damage the tips of the trident. The lateral alignment of
each laser relied on high contrast fiducial markers present on both the laser
and on the target substrate and was ≤ ±1 µm. The resulting printed lasers
were recessed from the waveguide facet by ∼3 µm along the longitudinal
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Figure 5.8: Digital microscope Nomarski-image of a recess in the SOI with the
metal layer deposited on a rough SiO2 surface and connected to the Si substrate for
thermal sink. The portion of metal on the SiO2 shows higher defect density at the
surface. The inset shows a SEM picture of one of the defects formed at the metal
surface.
axis. The vertical alignment was achieved by a calibrated thickness n-InP
layer.
A similar approach has been applied for edge-coupling InP lasers to a
polymer waveguide defined on the oxide layer of an SOI [Fig. 5.9] [11]. The
silicon photonics chip was fabricated as an array of aligned type 2 recesses
suitable for accommodating devices that could face each other and that
could be connected by straight polymer waveguides, or by hybrid polymer-
SOI waveguides. Two lasers were heterogeneously integrated by µTP into
the recesses and one of them was edge-coupled to an SU8-polymer waveg-
uide coupled to an SOI waveguide. The integration strategy involves shear-
ing the coupon to the sidewall while in light contact to the bottom of the re-
cess and then bonding the coupon when matched. The edge-coupling con-
figuration requires mode size matching between the laser and the waveg-
uide or a MSC, then particular care of the alignment of the emitting facet to
the waveguide is required for high light coupling efficiency, especially along
the vertical axis due to the narrower waist of the mode along that axis. The
depth of the recesses for achieving efficient light coupling between the laser
and the polymer waveguide has to be determined by the thickness of the
laser and of the mode matched polymer waveguide. The approach devel-
oped allows the adhesive-less µTP of generic thickness InP transfer print-
able devices in a desired location and on the desired layer of the SOI while
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achieving accurate alignment of the emitting facet to the SOI. This strategy
enables the creation of PICs based on pre-fabricated devices connected by
polymer waveguides or hybrid polymer-SOI waveguides.
Figure 5.9: Diagram reporting the longitudinal cross section of the laser printed in
a recess on the SOI and edge coupled to an SU8-polymer waveguide connected to
an SOI tapered waveguide.
5.3.1 Laser devices
The lasers were pre-fabricated on the A2940 source InP wafer which offers
emission in the O-band with TM polarization. The devices were fabricated
with a process similar to that described in section 3.2 as 550 µm long and 60
µm or 80 µm wide coupons. A 2 µm wide ridge etched just above the active
region provides the lateral confinement of the light for single mode output.
The 500 µm long Fabry-Perot cavity were defined by dry-etched facets pas-
sivated by an optically neutral SiO2 layer, the back facet of each laser was
then coated with a reflective Ti : Au (5 : 200)nm metal layer. Accessible P-
and N-type metal contacts were defined for testing the devices before and
after transfer. The fabrication of the lasers included the steps for preparing
the coupons to the undercut and the µTP as discussed in section 3.1 and in
previous work [12], [6]. The coupons were released from their native sub-
strate by selectively etching a 500 nm thick InAlAs sacrificial layer arranged
at the bottom of the N-InP cladding in FeCl3:H2O (1:2) kept at 1.0±0.1 ◦C
for maximum selectivity to InP. The resulting suspended devices were then
picked up and transfer-printed epitaxial-side-up to pre-fabricated recesses
on the SOI.
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5.3.2 Recesses on the SOI
A 220 nm SOI layer on a 3 µm thick buried oxide cladding was patterned
to create an array of 1.54 µm deep rectangular recesses suitable for edge-
coupling to polymer waveguides [Fig. 5.10]. Electron-beam (e-beam) lithog-
raphy and a dry-etch opened the 220 nm thick SOI layer to define the re-
cess areas and some 0.6 µm wide single mode tapered waveguides. A sec-
ond dry-etch into the SiO2 with an end-point detection allowed etching a
1.32 µm deep recess; a third dry-etch to the Si substrate defined type 2 re-
cesses. A low rate evaporation created a 170 nm thick metal layer suitable
for adhesive-less printing at the bottom of the recess, with nominal rough-
ness of <1 nm and flatness of <0.03 nm/µm. The metal layer was connected
to the Si substrate creating the thermal via for the heat sink.
Figure 5.10: Diagram of the transverse cross section of the laser printed in a 1.54
µm deep recess formed on the SOI, the 170 nm thick metal layer allows tuning the
height of the active region (MQW) to 0.53 µm above the oxide layer, the 1 µm thick
SU8 waveguide is aligned to the ridge. [11].
5.3.3 µTP of the lasers to the SOI
The layout of integration developed for type 2 recess allowed engineering
the alignment of the laser along the vertical axis and thermal sink to the
substrate. The alignment of the emitting facet to the SOI along the two re-
maining spatial directions of∆x=1.6 µm and ∆z=0.0 µm was achieved by
µTP in full manual mode and without using alignment marker and pattern
recognition [Fig. 5.11]. The integrated laser was completely matched to one
of the sidewalls [Fig. 5.11 inset], however the 1.4 µm wide encapsulation
ledge spaces the facet of ∆z ∼1.4 µm to the recess sidewall along the longi-
tudinal axis being just out of the Rayleigh range of the beam of the laser for
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emission in a free space of SU8-polymer (zR ∼1.22 µm). The rotation of the
laser has been estimated of <±0.001 degrees angle by measuring, at the dig-
ital microscope, the distance from the nose and the tail of the coupon to the
edge of the recess defined by e-beam lithography. Matching of InP coupons
to two of the sidewalls has been explored during this work to reduce the
lateral misalignment and rotation, no lasers have been printed on the SOI
with this strategy. The results show that it is possible in principle, as long as
the corners of the recess are not rounded, this underlines the importance of
having notches at the corners of the recess to achieve complete match of the
coupon to sidewalls of the recess. The same considerations must be applied
to lodgements for the tethers and the grating remnants. As the application
of a nanometer scale thin vapour coated HMDS layer improved the yield
of printed arrays of ∼20 devices from >90 % to 100 % over a Au coated Si
substrate, a layer of HMDS was applied inside the recesses before µTP.
Figure 5.11: Digital microscope image of a laser printed in a type 2 recess in
the SOI. A zoom on the emitting facet shows a misalignment of ∆x ∼1.6 µm and
∆z ∼1.4 µm to the SOI given by the encapsulation ledge.
5.3.4 Edge-coupling to the polymer waveguide
A straight polymer waveguide was defined post-integration on top of the
SiO2 cladding and edge coupled to the laser [Fig. 5.12(a)] with <1 µm lat-
eral misalignment to the ridge [Fig. 5.12(b)]. A SU8-polymer layer of 1.5
µm thickness was spun on the SOI after printing the devices in the pre-
fabricated recesses. The thickness of the polymer layer was targeted at 1
µm with the difference between expected and actual thickness due to the
topography present on the SOI. An etch-back of the polymer waveguide
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can be applied to bring the height of the waveguide back to 1 µm. An e-
beam lithography defined a 7.5 µm wide and 2 mm long waveguide edge
coupled to the ridge of the laser with <0.7 µm misalignment. Simulations
with FIMMWAVE suggest the best coupling of 90.5 % is to a 3.2 µm wide
polymer waveguide. The complete matching of the polymer waveguide to
the facet of the laser is achieved by defining the waveguide over the coupon
for a length of 0.5 to 1 µm [Fig. 5.13]. The polymer waveguide incorporated
a parallel SOI waveguide positioned at 4.75 µm distance from the edge of
the recess. This strategy allows etching the recesses without impacting the
140 nm wide tip of the taper. The transverse misalignment of the poly-
mer waveguide to the SOI was of ∼2.25 µm. The other end of the polymer
waveguide lands in another recess which was fabricated in line to the first.
Some polymer pads were defined around the coupon for locking the device
in place as further processing on the sample could affect the adhesion [Fig.
5.12(a)].
Figure 5.12: (a) Digital microscope image of the InP laser printed in a recess on
the SOI and edge coupled to the polymer waveguide. (b) A scanning electron mi-
croscopy image of the waveguide aligned to the ridge of the laser shows <0.7 µm
lateral misalignment. [11].
Figure 5.13: (a) SEM image of the polymer waveguide, detail of the full edge-
coupling at the facet.
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5.4 Characterization of the lasers integrated
Two devices were integrated into the recesses and were characterized electro-
optically before and after µTP to the recesses. One of them was character-
ized also after being coupled to the polymer waveguide. The light-current
characteristics of the devices show a threshold current of ∼17 mA before
and after µTP to the SOI that rises to ∼23 mA after coupling the light to
the SU8 waveguide due to reduced reflectivity of 15.5 % at the front mirror
compared to emission in air. The light emitted by the laser operating at 20
◦C has peak of emission at ∼1340 nm wavelength. The light coupling to the
polymer waveguide was detected with an infrared (IR) camera that showed
the light coming out at the end of the 2 mm long polymer waveguide [Fig.
5.14].
Figure 5.14: (a) L-I characteristics for the laser printed in the recess before and
after coupling the light to the SU8 waveguide. The inset shows the emission wave-
length of ∼1340 nm with the laser operating at 20 ◦C before transfer. (b)IR camera
imaging of the laser operating on the SOI and coupled to the 2 mm long polymer
waveguide, the light comes out at the free end of the waveguide. Some transverse
traces (cleaving lines) are due to recesses formed on the SOI to allow cleaving the
chip. [11].
The efficiency of the light coupling has to be determined and improved
through better alignment which can be achieved by using markers and pat-
tern recognition at the transfer printer. The fabrication of a 3 µm wide and
1 µm thick SU8-polymer waveguide will optimize the mode matching to
the laser output. The measurement of the thermal impedance will provide a
characterization of the thermal performance of the proposed laser and of the
thermal via applied. A model of the real laser set in COMSOL [4] provides a
simulated thermal impedance of Zt ∼99 K/W while the same laser printed
on top of the SOI would provide a higher thermal impedance of Zt ∼132
K/W. The simulations show that a thermal via that sinks the heat to the
substrate with a shorter path from the heat source [Fig. 5.15] can reduce the
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thermal impedance of the laser from 99 K/W to ∼49 K/W. Simulations also
suggest that an increase in the thickness of the thermal via further reduces
the thermal impedance of few K/W, especially when sinking the heat far
from the active region of the device.
Figure 5.15: Diagrams of the thermal sink simulated with COMSOL [4], (a) for the
O-band laser integrated in the recess on top of a metal thermal via and (b) for the
same laser with a modified thermal via that shortens the heat path to the sink. The
Zt drops from 90 to 45 K/W.
5.5 Conclusion
The chapter reported the study of the edge-coupling from the design of the
light coupling to the fabrication of the recesses in the SOI. The heteroge-
neous integration of a telecom InP laser to silicon photonics and the light
coupling to polymer and SOI waveguides has been achieved. Optimization
work is still required for the alignment of the different components involved
in the integration and to control the dimensions of the polymer waveguide.
The light coupling efficiency must be determined in order to assess the real
performance of the edge-coupling, further maximization of the coupling ef-
ficiency should be required. Finally, the layout for the improvement of the
thermal performance of the laser integrated simulated with COMSOL [4]
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High performance InP ridge lasers with etched facets have been edge-coupled
to silicon photonics by micro transfer printing as discussed in this work.
The edge-coupling of the laser waveguide to the SOI was achieved by
integrating the devices inside recesses pre-fabricated on the SOI. The inte-
gration layout requires/exploits the dry-etched facet technology, the etched
facets allow new geometries of the device with a small foot print and are
suitable for the edge-coupling configuration.
The spatial alignment of the emitting facet to the SOI has been achieved
by µTP and by depositing a calibrated thickness metal layer at the bottom
of the recesses. The laser waveguide can be coupled directly to a mode
matched polymer waveguide or MSC defined on top of the oxide layer of
the SOI or it can be coupled to a MSC defined on the SOI layer. The light cou-
pled to a polymer waveguide can be evanescent coupled to an SOI waveg-
uide or to another device for polymer waveguide based PICs.
The key processing steps for the release of the devices from the donor
substrate and the µTP to silicon photonics substrates with and without bond-
ing or intermediate layers were developed in this work. The transfer print-
able InP lasers were completely pre-fabricated on the original InP wafer.
Pre-fabricated devices are suitable for performance evaluation before and
after integration, the fabrication of the III-V can be made in a separate en-
vironment reducing the risk of contamination when processing the silicon
photonics in CMOS.
The laser epitaxial structures developed provide the optical mode to be
independent of the hosting substrate making it suitable for edge light emis-
sion. The epitaxial structure developed include a sacrificial layer a the bot-
tom to allow the release of coupons from the InP substrate.
Two release technologies based on a InGaAs and a InAlAs sacrificial lay-
ers and a iron chloride etching solution have been introduced for the release.
The InAlAs sacrificial layer proved to be superior to InGaAs as it etches
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faster and it is crystallographic independent. These features provide higher
selectivity to InP and free orientation of the coupons on the InP wafer allow-
ing the undercut and the adhesive-less integration of large area InP based
devices to different substrates with high thermal sink and possibility of elec-
trical contacting through the bottom of the laser. A 100 µm wide coupon can
be released in less than 50 minutes with deviation from the flatness <5 nm
over a 100 µm long linear profile and <2 nm nominal roughness. In com-
parison the undercut of coupons with an InGaAs sacrificial layer oriented
along the major flat of the wafer result in surfaces with a significant dishing
and roughness which requires use of adhesive layers.
Enhanced adhesion of adhesive-less printed lasers to the hosting sub-
strate can be achieved by an annealing at 300 ◦C and few mTorr pressure
inside the PECVD vacuum chamber. Higher adhesion to the substrate pro-
vides better thermal sinking and in turn lower thermal impedance. Adhesive-
less print reduces the complexity of the integration process and use of ad-
hesive layers as, for example, BCB, usually require the engineering of ther-
mal vias to overcome its low thermal conductivity of 0.0029 Wcm−1◦C−1
at 25 ◦C. A few nanometers thin BCB layer can be achieved by treating
the printed device and the substrate with vapour and liquid acetone. The
technique gives high adhesion of the coupon to the substrate and thermal
impedance comparable to that of adhesive-less printed devices. Use of ad-
hesive layers inside recesses must be achieved by spray coating or evapora-
tion to avoid unexpected thickness of the layer at the bottom of the recess,
as shown for a HMDS adhesive layer, these techniques allow tuning the
thickness of the adhesive layer more accurately.
The validation of the integration strategy was made through electrical,
spectral, spatial and thermal characterization of the devices. Lasers printed
on Si and Au-coated-Si substrates are shown to operate up to 110 ◦C in
continuous-wave. The threshold current can be improved by engineering
the reflectivity at the facets and the electrical ohmic contacts quality. The
optimized dry-etch and passivation process developed for the facets and
the thermal annealing of the contact provided a threshold current density
of 1/3 to that of the original devices of Ith ∼200 A·cm−2 per quantum well
(on the 6 multi-quantum-well laser structures used). The spectral shift char-
acterization showed that heat management represent a significant challenge
for the printed lasers depending on the thermal conductivity and the geom-
etry of the hosting platform.
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This work shows that µTP is a potentially disruptive technique for wafer-
scale integration of high-performance InP lasers onto Si and other substrates.
The stamps can be designed to transfer hundreds to thousands of discrete
coupons in a single pick-up and print operation. The µTP technique is not
sensitive to the wafer-size mismatch problems or the need for large flat re-
gions as required for wafer bonding. In addition, multiple prints can be
employed to transfer many different device types leading to versatile inte-
gration strategies. This technology can be applied to datacom, sensing and
medical devices.
6.1 Future development
This work shows a roadmap for the integration of InP lasers to SOI and
edge-coupled to polymer and SOI waveguides. In any case, still much work
is required for demonstrating photonic integrated circuit with devices con-
nected through polymer or hybrid polymer-SOI waveguide. More work
is required to characterize and optimize the light coupling efficiency and it
would be advisable to work on the following points for future development:
• The integration of more devices through µTP by using alignment mark-
ers and pattern recognition in order to achieve <1 µm lateral alignment
and demonstrate high yield of the process at scale.
• The transfer printing of devices with ledge-less encapsulation will al-
low juxtaposing the emitting facet to the recess sidewall with <0.1
µm longitudinal misalignment improving the light coupling efficiency
further.
• For the laser edge-coupled to the waveguide, a study of the thermal
performance must assess the actual thermal impedance of the device.
• A method for measuring the slope efficiency of the laser printed in-
side recesses or far from the edge of the PIC must be developed for
a comprehensive electro-optical characterization and optimization of
the lasers. Out-coupling gratings and polymer waveguide cleaved at
the edge of the PIC could be an option.
• The test of a different thermal via layout able to sink the heat to the
substrate from close to the active region (see section 5.3) should be
evaluated for enhanced thermal performance.
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• Calibration tests for achieving polymer waveguides of the desired cross
section must be carried out in order to obtain waveguides comparable
to those simulated with FIMMWAVE [1].
• An etch back process for calibrating the thickness of the polymer layer
should be developed.
• The light evanescent-coupling from the polymer waveguide to the in-
verted taper of the SOI waveguide must be simulated and fabricated
and evaluated experimentally with the aim to dimension the different
components and achieve the highest light coupling efficiency.
• An alternative layout for InP etched facet ridge lasers edge coupled to
SOI could be achieved by moving the front mirror from the emitting
facet to a grating defined on the SOI. The reflectivity at the facet could
be lowered by positioning it at an angle and by coating it with an anti-
reflective (AR) passivation layer, in this way most of the light can be
injected into the MSC and then into the SOI. The grating-mirror will
offer accurate tuning of the reflectivity and it will filter the emission
wavelength.
• An alternative approach to LSS lasers for enhancing the tolerances of
the alignments in the edge-coupling would be to embed a MSC on
the III-V die to enlarge the emitted mode. Then the alignment of the
laser mode to a mode matched MSC embedded into the SOI would
provide more relaxed alignments. This would obviously increase the
complexity of fabrication on the III-V, but still it would be interesting
to explore this possibility.
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Appendix A
Epitaxial structures for transfer
printable lasers
In this appendix is reported the layer structure of the main epitaxial wafers
used for the fabrication of the lasers involved in this work. The releasable
lasers were initially fabricated on the A1779 epitaxial structure [Tab. A.1],
emitting at 1550 nm wavelength with polarization TE. A1779 was obtained
by adding a 1 µm thick InGaAs sacrificial layer to a previously developed
laser epitaxial structure named A1741. Subsequently the InGaAs sacrifi-
cial layer was exchanged with a 500 µm thick InAlAs sacrificial layer for
achieving isotropic etch in FeCl3:H2O (1:2), the resulting structure was the
A2541 [Tab A.2]. Another InP based laser structure emitting at 1310 nm
wavelength with polarization TM, named A2940 [Tab. A.3], developed by
L.Liu et Al., was employed in the demonstration of the laser edge coupled
to a polymer waveguide on the SOI (see chapter 5). The A2940 epitaxial
structure was originally grown for edge emitting LED to reduce the emis-
sion from the top surface by making the device work in TM mode. The TM
emission was achieved by increasing the In percentage in the quantum well
region which shifted the emission wavelength to ∼1340 nm.
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A1779
Layer Material Thickness Doping level Dopant Comment
nm cm−3
26 InGaAs 40 >1x1019 Zn -
25 InGaAs 80 >1x1019 Zn -
24 InP 1500 ∼1x1018 Zn -
23 InGaAsP 6 ∼5x1017 Zn Etch stop layer
22 InP 40 ∼1x1017 Zn
21 CIL <5 Minimal thickness
20 (Al.9Ga.1).47In.53As 40
19 (Al.7Ga.3).47In.53As 75
8 x 6 (Al.45Ga.65).51In.49As 10 As A1734 Tensile strained
barrier ∼-0.3 %.
7 x 6 (Al.25Ga.75).3In.7As 6 As A1734 Compressive strained
quantum well ∼1.1 %.
6 (Al.45Ga.65).51In.49As 10 Tensile strained
barrier ∼-0.3 %.
5 (Al.7Ga.3).47In.53As 75
4 (Al.9Ga.1).47In.53As 40 1x1018 Si
3 InP 1500 1x1018 Si Lower cladding
2 InGaAs 1000 ∼1x1018 Si Sacrificial layer
1 InP 100 1x1018 Si buffer
InP substrate N-type 3 wafers
Table A.1: A1779 epitaxial structure, provides laser emission at 1550 nm with TE
polarization. This structure was derived from the A1741 adding the 1 µm thick
InGaAs sacrificial layer between the InP lower cladding and the substrate.
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A2541
Layer Material Thickness Doping level Dopant Comment
nm cm−3
26 InGaAs 40 >1x1019 Zn Do not add C
25 InGaAs 80 >1x1019 Zn Do not add C
InGaAsP 20 2x1018 p (Zn) Interface layer
24 InP 1500 ∼1x1018 Zn
23 InGaAsP 6 ∼5x1017 Zn Etch stop layer
22 InP 40 ∼1x1017 Zn
21 CIL <5 Minimal thickness
20 (Al.9Ga.1).47In.53As 40
19 (Al.7Ga.3).47In.53As 75
8 x 6 (Al.45Ga.65).51In.49As 10 As A1734 Tensile strained
barrier ∼-0.3 %.
7 x 6 (Al.25Ga.75).3In.7As 6 As A1734 Compressive strained
quantum well ∼1.1 %.
6 (Al.45Ga.65).51In.49As 10 Tensile strained
barrier ∼-0.3 %.
5 (Al.7Ga.3).47In.53As 75
4 (Al.9Ga.1).47In.53As 40 1x1018 Si
3 InP 1500 1x1018 Si Lower cladding
InGaAs (CIL) 10 1x1018 Interface layer.
2 AlInAs 500 ∼1x1018 Si Sacrificial layer
1 InP 100 1x1018 Si buffer
InP substrate N-type 3 wafers
Table A.2: A2541 epitaxial structure, provides laser emission at 1550 nm with TE
polarization.
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A2940
Layer Material Thickness Doping level Dopant Comment
nm cm−3
26 InGaAs 120 >1x1019 Zn Dont add C
25 InGaAsP 20 2x1018 p (Zn)
24 InP 1150 ∼1x1018 Zn
23 InP 400 ∼5x1017 Zn Etch stop layer
22 InP 100 ∼1x1017 Zn
21 InGaAS (CIL) <5 Minimal thickness
20 Al.352Ga.118In.53As 100 Lattice matched waveguide
9 x 6 Al.3Ga.08In.62As 20 Compressive strained
barrier ∼+0.6 %.
8 x 6 Al.0325Ga.6175In.35As 10 Tensile strained
quantum well ∼-1.35 %.
7 Al.3Ga.08In.62As 20 Compressive strained
barrier ∼+0.6 %.
6 Al.352Ga.118In.53As 100 Lattice matched waveguide
5 InP 500 5x1017 Si Lower cladding
4 InP 1150 1x1018 Si Lower cladding
3 InGaAs 100 1x1018 Interface layer.
2 AlInAs 500 ∼1x1018 Si Sacrificial layer
1 InP 300 1x1018 Si buffer
InP substrate N-type 3 wafers




Etched facets ridge lasers for µTP
to PICs
In this appendix is reported a summary of the main process used for fab-
ricating transfer printable InP lasers. The process is the result of the opti-
mization achieved along different runs of fabrication and after the design
of other processes. The main steps of the process are grouped by level of
lithography. The final step of the process is the undercut of the devices from
the native substrate. After this step the devices will be ready for µTP. A
process-flow chart is reported at the end of the appendix.
PROCESS DATA
Wafers: A2541, A1779, A2940, A2651
Date: May 2018
Designer: Ruggero Loi
L1 P-METAL + ALIGNMENT MARKERS
The first level of lithography defines 1.5 µm wide and 495 µm long p-contacts
and the alignment markers for the following levels of lithography by a metal
evaporation.
• Create a lift off resist structure with a 500 nm thick S1805 resist layer
and a 300 nm thick LOR-3A layer.
• Lithography L1, expose with a dose of 50 mJ/cm2 dose at 405 nm
wavelength.
– Higher accuracy in defining the thin 1.5 µm wide p-contact could
be achieved by deep UV lithography or by e-beam lithography.
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• Flat evaporation of a Ti:Au (10:110) nm metal layer.
L2 RIDGE TRENCHES
The second lithography defines two parallel trenches that create the ridge
structure for the lateral confinement of the light.
• PECVD of 300 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of S1813 on the sample.
• Lithography L2, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch ∼1500 nm deep ridge trenches with Cl2/CH4/H2 chemistry
above the active region.
– Finish by wet-etch of p-InP to the CIL layer in H3PO4:HCl (4:1).
• *Optional: SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
L3 RECESSES TO ACCESS THE N-InP LAYER
The third lithography serve for creating a recess that accesses the n-InP
layer. The recess is usually one (can be two) and is arranged beside the
ridge trenches.
• PECVD of 400 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of S1813 on the sample.
• Lithography L3, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch ∼2500 nm deep trenches with Cl2/CH4/H2 chemistry.
• SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
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L4 N-METAL EVAPORATION
This level of lithography serves for the N-metal definition at the bottom of
the recess created to access the N-InP layer. This approach allows have both
the contacts at the top of the device.
• Create a lift off resist structure with a 1.3 µm thick S1813 resist layer
and a 1 µm thick LOR-10A layer.
• Lithography L4, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Flat evaporation of a Au:Ge:Au:Ni:Au (14:14:14:11:200) nm. metal
layer.
• PECVD of a 400 nm thick SiN hard mask for protection of the metal
during the alloy.
• Alloying n- and p-metal contact at the furnace or RTA at 390 ◦C.
• SiN mask thinning with CF4 based chemistry.
L5 FACETS + COUPON PROFILES
The fifth level of lithography is used to define the coupon profile and the
facets of the Fabry-Perot resonator.
• Sputter of a 500 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of AZ5214 on the sample (negative
slope at the sidewalls).
• Lithography L5, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch∼3000 nm deep or >500 nm into the n-InP layer with Cl2/CH4/H2
chemistry.
• SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
• SEM inspection of facet quality (roughness straightness and flatness.
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L6 ENCAPSULATION OF THE COUPONS
The sixth lithography defines the encapsulation profile around the coupon
on a SiO2+SiN hard mask.
• Sputter of a 150 nm thick SiO2 hard mask (it will be sim 100 nm at the
facet sidewalls) for neutral-reflection coating.
• PECVD of a 450 nm thick SiN hard mask.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L6, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
• SiN and SiO2 hard mask dry-etch (complete) with CF4:CHF3 chem-
istry.
• Wet-etch with H3PO4:HCl (4:1) the n-InP layer 500 nm to reach the
AlInAs release layer.
L7 GRATING ON THE AlInAs sacrificial layer
The seventh level of lithography allows defining a grating structure on the
sacrificial layer, this prevent the anchors to cover the sidewalls of the sacri-
ficial layer and give the etchant multiple starting points around the coupon.
• PECVD of a 300 nm thick SiN hard mask.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L7, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
• SiN hard mask dry-etch (complete) with CF4 based chemistry.
• Dry-etch to the substrate (+∼500 nm over-etch into the InP) with Cl2/CH4/H2
chemistry.
L8 OPEN DIELECTRIC ON THE P- AND N-CONTACTS
The eighth lithography level create some openings on the hard mask to ac-
cess the p- and the n- contacts.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
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• Lithography L8, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
• SiN hard mask dry-etch (complete) with CF4:CHF3 based chemistry.
L9 METAL PROBING PADS and HR MIRRORS
The ninth lithography level creates a lift-off structure for the metal probing
pads and the highly reflective coating to be deposited at the rear facet of the
laser.
• Create a lift off resist structure with a 2.8 µm thick S1828 resist layer
and a 1 µm thick LOR-10A layer.
• Lithography L9, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• 360 metal evaporation of a Ti:Au (5:200) nm metal layer.Ti layers thicker
than 5 nm must be avoided as they absorb the light.
• SiN mask thinning at the isotropic dry-etcher (Asher) with CF4 based
chemistry.
• SEM inspection of the devices (in particular the facets).
• Electro-optical (+ thermal) characterization of the devices prior to
µTP.
L10 ANCHOR SYSTEM DEFINITION
The tenth level of lithography is the last of the process and defines the poly-
mer anchor system as an arrangement of tethers around the coupons, to
hold them stable to the substrate during the undercut (see next step).
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L10, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
– *Optional hard-bake (5 minutes at 125 ◦C) for anchors easier to
break.
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WET-ETCH OF THE SACRIFICIAL LAYER (AlInAs)
The goal of this step is to undercut the devices in order to release them from
the original substrate. The released device will be ready for µTP.
• slice a piece of the chip for the undercut testing
• Etch in Iron chloride acid solution, FeCl3:H2O (1:2), at 1 ◦C.
• Rinse multiple times and very gently in DI water by using a pipette
until the acid is completely removed.
• Dry the sample gently by air-gun.
– If tethers break during rinse, dry the sample in a hotplate at 60
◦C, 1min.
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Figure B.1: Process flow chart according to the lithography levels. L1 defines the
p-metal; L2 defines the ridge; L3 defines the recess to access the N-InP layer; L4
defines the N-contact; L5 defines the facets together with the coupons profile. L6
defines the encapsulation ledge around the coupon; L7 is for the grating structure;
L8 opens the passivation layers to access the P- and N-contacts; L9 defines the metal
probing pads; L10 defines the anchor system.
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Appendix C
Ledge-less etched facets ridge
lasers for µTP to PIC
In this appendix is reported the process for the fabrication of the transfer
printable InP laser including the removal of the encapsulation ledge and
the grating structure around the coupon. This process represents the best
evolution of the fabrication process to achieve transfer printable InP lasers,
it has 2 lithographic steps less than the standard process in appendix B and
allows the complete edge coupling of the facet of the laser to the sidewall of
recesses on the SOI. This process was based on the same principles devel-
oped by J.O’Callaghan for processing similar edge-coupled devices without
encapsulation ledge.
PROCESS DATA
Wafers: A2541, A1779, A2940, A2651
Date: May 2018
Designer: Ruggero Loi
L1 P-METAL + ALIGNMENT MARKERS
The first level of lithography defines 1.5 µm wide and 495 µm long p-contacts
and the alignment markers for the following levels of lithography by a metal
evaporation.
• Create a lift off resist structure with a 500 nm thick S1805 resist layer
and a 300 nm thick LOR-3A layer.
• Lithography L1, expose with a dose of 50 mJ/cm2 dose at 405 nm
wavelength.
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– Higher accuracy in defining the thin 1.5 µm wide p-contact could
be achieved by deep UV lithography or by e-beam lithography.
• Flat evaporation of a 10 nm Ti + 110 nm Au metal layer.
L2 RIDGE TRENCHES
The second lithography defines two parallel trenches that create the ridge
structure for the lateral confinement of the light.
• PECVD of 300 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of S1813 on the sample.
• Lithography L2, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch ∼1500 nm deep ridge trenches with Cl2/CH4/H2 chemistry
above the active region.
– Finish by wet-etch of p-InP to the CIL layer in H3PO4:HCl (4:1).
• *Optional: SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
L3 RECESSES TO ACCESS THE N-InP LAYER
The third lithography allows creating a recess to accesses the n-InP layer.
The recess is usually one (can be two in wide coupons for symmetrical cur-
rent injection) and is arranged beside the ridge trenches.
• PECVD of 400 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of S1813 on the sample.
• Lithography L3, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch ∼2500 nm deep trenches with Cl2/CH4/H2 chemistry.
• SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
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L4 N-METAL EVAPORATION
This level of lithography serves for the N-metal definition at the bottom of
the recess created to access the N-InP layer. This approach allows have both
the contacts at the top of the device.
• Create a lift off resist structure with a 1.3 µm thick S1813 resist layer
and a 1 µm thick LOR-10A layer.
• Lithography L4, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Flat evaporation of a Au:Ge:Au:Ni:Au (14:14:14:11:200) nm. metal
layer.
• PECVD of a 400 nm thick SiN hard mask for protection of the metal
during the alloy.
• Alloying n- and p-metal contact at the furnace or RTA at 390 laser
source
• SiN mask thinning with CF4 based chemistry.
L5 FACETS + COUPON PROFILES + ENCAPSULATION
The fifth level of lithography is used to define the coupon profile and the
facets of the Fabry-Perot resonator.
• Sputter of a 500 nm thick SiO2 hard mask.
• Spin a 1.3 µm thick resist layer of AZ5214 on the sample (negative
slope at the sidewalls).
• Lithography L5, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 hard mask dry-etch (complete) with CF4:CHF3 chemistry.
• Dry-etch∼3000 nm deep or >1 µm into the n-InP layer with Cl2/CH4/H2
chemistry.
• SiO2 mask thinning by dry-etch with CF4:CHF3 chemistry.
• SEM inspection of facet quality (roughness straightness and flatness.
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• Encapsulation of the coupons:
– Sputter of a 150 nm thick SiO2 hard mask (it will be sim 100 nm
at the facet sidewalls) for neutral-reflection coating.
– PECVD of a 450 nm thick SiN hard mask.
– SiN and SiO2 hard mask dry-etch (by using end-point detection)
with CF4:CHF3 chemistry. The passivation layer will still be present
at the top and at the sidewall of the coupon keeping it encapsu-
lated.
• Wet-etch with H3PO4:HCl (4:1) the n-InP layer 500 nm to reach the
AlInAs release layer.
• Dry-etch to the substrate (+∼500 nm over-etch into the InP) with Cl2/CH4/H2
chemistry.
L6 OPEN DIELECTRIC ON THE P- AND N-CONTACTS
The sixth lithography level use the eighth level of the mask to create some
openings on the hard mask to access the p- and the n- contacts.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L8, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
• SiN hard mask dry-etch (complete) with CF4:CHF3 based chemistry.
L7 METAL PROBING PADS and HR MIRRORS
The seventh lithography level uses the ninth level of the mask for creating a
lift-off structure for the metal probing pads and the highly reflective coating
to be deposited at the rear facet of the laser.
• Important: SiN mask thinning at the isotropic dry-etcher (Asher) with
CF4 based chemistry. This step allows deposit the metal HR coating
directly on the SiO2 layer passivating the facets.
• Create a lift off resist structure with a 2.8 µm thick S1828 resist layer
and a 1 µm thick LOR-10A layer.
• Lithography L9, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
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• 360 metal evaporation of a Ti:Au (5:200) nm metal layer. Ti layers
thicker than 5 nm must be avoided as they absorb the light.
• SEM inspection of the devices (in particular the facets).
• Electro-optical (+ thermal) characterization of the devices prior to
µTP.
L8 ANCHOR SYSTEM DEFINITION
The eighth level of lithography is based on a further level of lithography
that allows define the polymer anchor system with a different arrangement
of tethers around the coupons, in particular the tethers are connected to the
top of the coupon and the sidewall of the coupon remain exposed to the
etchant. If the encapsulation is not good at the corners there could be some
erosion issue which could ruin all the preparatory work.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L10, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
– *Optional hard-bake (5 minutes at 125 ◦C) for anchors easier to
break.
WET-ETCH OF THE SACRIFICIAL LAYER (AlInAs)
The goal of this step is to undercut the devices in order to release them from
the original substrate. The released device will be ready for µTP.
• slice a piece of the chip for the undercut testing
• Etch in Iron chloride acid solution, FeCl3:H2O (1:2), at 1 ◦C
• Rinse multiple times and very gently in DI water by using a pipette
until the acid is completely removed.
• Dry the sample gently by air-gun.
– If tethers break during rinse, dry the sample in a hotplate at 60
◦C, 1min.
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Figure C.1: The diagram report the process steps according to the lithography
levels. L1 defines the p-metal; L2 defines the ridge; L3 defines the recess to access
the N-InP layer; L4 defines the N-contact; L5 (a) defines the facets together with
the coupons profile and (b) the encapsulation without ledge around the coupon; L6
opens the passivation layers to access the P- and N-contacts; L7 defines the metal
probing pads; L8 defines the anchor system.
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Appendix D
Recesses on the SOI for laser
edge-coupling
In this appendix is reported the process for the fabrication of the recesses
type 1 and type 2 on a SOI wafer. These type of recesses are suitable for
transfer printable InP laser of different thickness. In addition, the process






L1 SOI WAVEGUIDES, RECESSES, ALIGNMENT MARK-
ERS.
The first level of lithography defines the SOI waveguides and opens the
SOI layer on the recesses area; the level includes the definition of fiducial
markers for alignment by pattern recognition. Some alignment markers for
the following lithography levels are defined too.
• Spin a 400 nm thick layer of ZEP resist on the sample.
• Lithography L1 at the e-beam, expose with a dose of 60 µC/cm2.
• Si dry-etch with Cl2:N2 chemistry and by using the end point detection
for target depth at ∼220 nm to the SiO2.
• Measure real depth of the recess at the profilometer.
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L2 RECESSES ON THE SiO2 LAYER OF THE SOI
The second lithography defines the recess-profiles aligned to the SOI waveg-
uides. The recess depth into the SiO2 depends on the recess arrangement
chosen (i.e. trench type 1 or type 2).
• Spin a 1.3 µm thick resist layer of AZ5214 on the sample.
• Lithography L2, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
• SiO2 dry-etch with CF4:CHF3 chemistry and by using the end point
detection for target depth at ∼1800 nm into the SiO2.
• Measure real depth of the recess at the profilometer.
L3 ETCH TO THE SUBSTRATE
The third level of lithography opens a trench to the Si substrate suitable for
the thermal via.
• Spin a 2.8 µm thick resist layer of S1828 on the sample.
• Lithography L3, expose with a dose of 400 mJ/cm2 dose at 405 nm
wavelength.
• Etch of the SiO2 to the substrate
– Type 1 trenches: wet-etch with BOE 5:1.
– Type 2 trenches: dry-etch with CF4:CHF3 based chemistry.
L4 THERMAL VIAS AND ALIGNMENT MARKERS FOR
µTP
Level 4 defines the thermal via and the alignment markers of the target for
the µTP. The marker have to comply with the standards required by the
pattern recognition software.
• Create a lift off resist structure with a 2.8 µm thick S1828 resist layer
and a 1 µm thick LOR-10A layer.
• Lithography L4, expose with a dose of 140 mJ/cm2 dose at 405 nm
wavelength.
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• Metal evaporation:
– Type 1 trenches: flat evaporation of a Ti:Au metal layer of cali-
brated thickness for vertical alignment of the coupon.
– Type 2 trenches: low rate 1 Å/s flat evaporation of a Ti:Au (10:110)
nm metal layer + a low rate 1 Å/s 360◦ angled Ti:Au metal layer
of calibrated thickness for vertical alignment of the coupon and
thermal sink to the substrate.
• Measure real depth, RMS-roughness and flatness of the printing area
at the profilometer.
• SEM inspection of the trenches (in particular of the printing surfaces
for defects).
• Nomarsky microscope inspection of the printing areas for double check-
ing presence of defects.
PREPARATION OF THE PRINTING SURFACE
This step of the process regards the treatment of the hosting substrate to
allow the device to be printed onto it with and without adhesive layers.
This step must be performed just before the transfer printing in order avoid
degradation or dirtying of the printing surface.
• Adhesive-less printing:
– Depending on the surface the treatment may vary.
– Important: to have clean smooth surfaces (Sq<3 nm) with flatness
f<1 nm/µm.
• Print with adhesives:
– Spin the adhesive layer of calibrated thickness. Thermal treat-
ment are usually required pre and post printing.
– Print inside recesses may require spray coating or evaporation of
the adhesive layer in order to keep uniform the thickness of the
adhesive layer.
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TRANSFER PRINTING
This is the last step of the heterogeneous integration of the laser to the silicon
photonics. If polymer waveguides are used they can be defined on the SOI
pre- or post-integration.
• Test pickup of the coupons by manually acting a PDMS stamp.
• Test printing of the coupon on test surfaces.
• Pick-up and print of the devices using alignment markers and pattern
recognition at the transfer printer.
• Anchors removal.
L5 SU-8 WAVEGUIDES DEFINITION
Some of the recesses fabricated on the SOI-PIC expect the laser integrated
into them to be edge-coupled to polymer waveguides. The waveguides can
be defined prior or post integration of the device on the oxide cladding layer
of the SOI.
• Prepare an SU8-polymer of calibrated 1 µm thickness on the sample.
• Lithography L5 at the e-beam, expose with a dose of 5 µC/cm2 (to be
optimized). Develop with EC solvent and IPA.
• Cure the polymer at 180 ◦C according to the datasheet guidelines.
– *Optional: SiO2 cladding deposition at the sputter.
